Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 27 15:36:15 2021
| Host         : Harid-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file anton_mcu_top_timing_summary_routed.rpt -pb anton_mcu_top_timing_summary_routed.pb -rpx anton_mcu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : anton_mcu_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (342)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8288)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_init_clk_count_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_init_clk_count_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/instruction_fetch_inst1/r_init_clk_count_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_top_inst1/program_counter_inst1/counter_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOPADOP[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (342)
--------------------------------
 There are 342 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.825        0.000                      0                 1847        0.035        0.000                      0                 1847        3.000        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
i_clk_100M                    {0.000 5.000}      10.000          100.000         
  clk_out1_PLL_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_PLL_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_PLL_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_PLL_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100M                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_PLL_clk_wiz_0_0          2.825        0.000                      0                 1847        0.119        0.000                      0                 1847        9.500        0.000                       0                   344  
  clkfbout_PLL_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL_clk_wiz_0_0_1        2.827        0.000                      0                 1847        0.119        0.000                      0                 1847        9.500        0.000                       0                   344  
  clkfbout_PLL_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_clk_wiz_0_0_1  clk_out1_PLL_clk_wiz_0_0          2.825        0.000                      0                 1847        0.035        0.000                      0                 1847  
clk_out1_PLL_clk_wiz_0_0    clk_out1_PLL_clk_wiz_0_0_1        2.825        0.000                      0                 1847        0.035        0.000                      0                 1847  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100M
  To Clock:  i_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0
  To Clock:  clk_out1_PLL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 5.243ns (32.307%)  route 10.986ns (67.693%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.880    15.369    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.122ns  (logic 5.243ns (32.521%)  route 10.879ns (67.479%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.184    14.324    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.448 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_9/O
                         net (fo=2, routed)           0.814    15.262    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 5.243ns (32.577%)  route 10.851ns (67.423%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.745    15.234    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 5.243ns (32.592%)  route 10.844ns (67.408%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.233    14.373    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.497 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_12/O
                         net (fo=2, routed)           0.730    15.227    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.039ns  (logic 5.243ns (32.689%)  route 10.796ns (67.311%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.179    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 5.243ns (32.690%)  route 10.795ns (67.310%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.178    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.036ns  (logic 5.243ns (32.695%)  route 10.793ns (67.305%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.224    14.364    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.488 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_13/O
                         net (fo=2, routed)           0.688    15.176    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 5.243ns (32.732%)  route 10.775ns (67.268%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.223    14.346    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.470 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_6/O
                         net (fo=2, routed)           0.689    15.158    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 5.243ns (32.769%)  route 10.757ns (67.231%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.268    14.408    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.532 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_8/O
                         net (fo=2, routed)           0.608    15.140    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 5.243ns (32.770%)  route 10.756ns (67.230%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.142    14.265    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.389 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_33/O
                         net (fo=2, routed)           0.751    15.139    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[29]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.078    -0.505    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[31]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.078    -0.504    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[7]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.078    -0.505    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[1]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[27]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[30]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.076    -0.506    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[6]
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[11]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.075    -0.508    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[17]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.075    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[22]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.075    -0.508    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y51     gpio_inst1/r_gpio_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y53     gpio_inst1/r_gpio_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y53     gpio_inst1/r_gpio_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y54     gpio_inst1/r_gpio_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y54     gpio_inst1/r_gpio_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y54     gpio_inst1/r_gpio_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y51     gpio_inst1/r_gpio_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y50     gpio_inst1/r_gpio_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y53     gpio_inst1/r_gpio_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y53     gpio_inst1/r_gpio_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y43     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_clk_wiz_0_0
  To Clock:  clkfbout_PLL_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll_inst1/PLL_inst1/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0_1
  To Clock:  clk_out1_PLL_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 5.243ns (32.307%)  route 10.986ns (67.693%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.880    15.369    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.122ns  (logic 5.243ns (32.521%)  route 10.879ns (67.479%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.184    14.324    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.448 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_9/O
                         net (fo=2, routed)           0.814    15.262    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 5.243ns (32.577%)  route 10.851ns (67.423%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.745    15.234    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 5.243ns (32.592%)  route 10.844ns (67.408%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.233    14.373    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.497 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_12/O
                         net (fo=2, routed)           0.730    15.227    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.039ns  (logic 5.243ns (32.689%)  route 10.796ns (67.311%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.179    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 5.243ns (32.690%)  route 10.795ns (67.310%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.178    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.036ns  (logic 5.243ns (32.695%)  route 10.793ns (67.305%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.224    14.364    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.488 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_13/O
                         net (fo=2, routed)           0.688    15.176    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 5.243ns (32.732%)  route 10.775ns (67.268%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.223    14.346    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.470 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_6/O
                         net (fo=2, routed)           0.689    15.158    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 5.243ns (32.769%)  route 10.757ns (67.231%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.268    14.408    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.532 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_8/O
                         net (fo=2, routed)           0.608    15.140    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 5.243ns (32.770%)  route 10.756ns (67.230%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.142    14.265    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.389 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_33/O
                         net (fo=2, routed)           0.751    15.139    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.082    18.933    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.737    18.196    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[29]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.078    -0.505    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[31]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.078    -0.504    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[7]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.078    -0.505    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[1]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[27]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[30]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.076    -0.506    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[6]
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.076    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[11]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.075    -0.508    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[17]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.075    -0.507    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[22]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.075    -0.508    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y32     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     data_mem_inst1/Data_RAM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y51     gpio_inst1/r_gpio_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y53     gpio_inst1/r_gpio_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y53     gpio_inst1/r_gpio_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y54     gpio_inst1/r_gpio_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y54     gpio_inst1/r_gpio_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y54     gpio_inst1/r_gpio_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y51     gpio_inst1/r_gpio_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y50     gpio_inst1/r_gpio_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y53     gpio_inst1/r_gpio_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y53     gpio_inst1/r_gpio_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y43     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_clk_wiz_0_0_1
  To Clock:  clkfbout_PLL_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll_inst1/PLL_inst1/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0_1
  To Clock:  clk_out1_PLL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 5.243ns (32.307%)  route 10.986ns (67.693%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.880    15.369    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.122ns  (logic 5.243ns (32.521%)  route 10.879ns (67.479%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.184    14.324    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.448 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_9/O
                         net (fo=2, routed)           0.814    15.262    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 5.243ns (32.577%)  route 10.851ns (67.423%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.745    15.234    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 5.243ns (32.592%)  route 10.844ns (67.408%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.233    14.373    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.497 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_12/O
                         net (fo=2, routed)           0.730    15.227    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.039ns  (logic 5.243ns (32.689%)  route 10.796ns (67.311%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.179    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 5.243ns (32.690%)  route 10.795ns (67.310%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.178    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.036ns  (logic 5.243ns (32.695%)  route 10.793ns (67.305%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.224    14.364    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.488 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_13/O
                         net (fo=2, routed)           0.688    15.176    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 5.243ns (32.732%)  route 10.775ns (67.268%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.223    14.346    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.470 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_6/O
                         net (fo=2, routed)           0.689    15.158    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 5.243ns (32.769%)  route 10.757ns (67.231%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.268    14.408    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.532 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_8/O
                         net (fo=2, routed)           0.608    15.140    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 5.243ns (32.770%)  route 10.756ns (67.230%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.142    14.265    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.389 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_33/O
                         net (fo=2, routed)           0.751    15.139    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[29]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.078    -0.422    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[31]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.078    -0.421    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[7]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.078    -0.422    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[1]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[27]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[30]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.076    -0.423    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[6]
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[11]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.075    -0.425    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[17]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.075    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[22]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.075    -0.425    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0
  To Clock:  clk_out1_PLL_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 5.243ns (32.307%)  route 10.986ns (67.693%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.880    15.369    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.369    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.122ns  (logic 5.243ns (32.521%)  route 10.879ns (67.479%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.184    14.324    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.448 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_9/O
                         net (fo=2, routed)           0.814    15.262    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 5.243ns (32.577%)  route 10.851ns (67.423%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.225    14.365    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.489 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_32/O
                         net (fo=2, routed)           0.745    15.234    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 5.243ns (32.592%)  route 10.844ns (67.408%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.233    14.373    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.497 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_12/O
                         net (fo=2, routed)           0.730    15.227    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.039ns  (logic 5.243ns (32.689%)  route 10.796ns (67.311%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.179    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 5.243ns (32.690%)  route 10.795ns (67.310%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.227    14.367    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.491 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_11/O
                         net (fo=2, routed)           0.688    15.178    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.036ns  (logic 5.243ns (32.695%)  route 10.793ns (67.305%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.224    14.364    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.488 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_13/O
                         net (fo=2, routed)           0.688    15.176    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 5.243ns (32.732%)  route 10.775ns (67.268%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.223    14.346    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.470 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_6/O
                         net (fo=2, routed)           0.689    15.158    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.000ns  (logic 5.243ns (32.769%)  route 10.757ns (67.231%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.821    13.016    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.140 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46/O
                         net (fo=32, routed)          1.268    14.408    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_46_n_2
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.532 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_8/O
                         net (fo=2, routed)           0.608    15.140    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@20.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 5.243ns (32.770%)  route 10.756ns (67.230%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.607    -0.860    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.022 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.831     1.853    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_4[1]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.977 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.977    instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     2.218 r  instr_mem_inst1/Instr_ROM_1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=58, routed)          1.510     3.728    instr_mem_inst1/w_instr_mem[5]
    SLICE_X35Y41         LUT5 (Prop_lut5_I0_O)        0.298     4.026 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_118/O
                         net (fo=10, routed)          1.069     5.094    core_top_inst1/instruction_fetch_inst1/blk_mem_gen_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.150     5.244 f  core_top_inst1/instruction_fetch_inst1/BRAM_32B_SDP_RPORTA_i_44/O
                         net (fo=7, routed)           0.385     5.630    instr_mem_inst1/r_shift_result_reg[12]_i_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.326     5.956 r  instr_mem_inst1/r_addr_del_1[31]_i_7/O
                         net (fo=32, routed)          1.096     7.052    instr_mem_inst1/r_addr_del_1[31]_i_7_n_2
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  instr_mem_inst1/r_addr_del_1[7]_i_7/O
                         net (fo=1, routed)           0.000     7.176    instr_mem_inst1/r_addr_del_1[7]_i_7_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.709 r  instr_mem_inst1/r_addr_del_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    instr_mem_inst1/r_addr_del_1_reg[7]_i_1_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.826 r  instr_mem_inst1/r_addr_del_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    instr_mem_inst1/r_addr_del_1_reg[11]_i_1_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.943 r  instr_mem_inst1/r_addr_del_1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    instr_mem_inst1/r_addr_del_1_reg[15]_i_1_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.175 r  instr_mem_inst1/r_addr_del_1_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.673     8.848    data_mem_inst1/w_dm_addr0[16]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.295     9.143 r  data_mem_inst1/o_dm_valid1_carry__0_i_7/O
                         net (fo=1, routed)           0.465     9.608    data_mem_inst1/o_dm_valid1_carry__0_i_7_n_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  data_mem_inst1/o_dm_valid1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.732    data_mem_inst1/o_dm_valid1_carry__0_i_3_n_2
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.282 r  data_mem_inst1/o_dm_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.282    data_mem_inst1/o_dm_valid1_carry__0_n_2
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.510 f  data_mem_inst1/o_dm_valid1_carry__1/CO[2]
                         net (fo=1, routed)           0.576    11.086    data_mem_inst1/o_dm_valid1_carry__1_n_3
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.306    11.392 f  data_mem_inst1/BRAM_32B_SDP_RPORTA_i_171/O
                         net (fo=1, routed)           0.455    11.847    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_38
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.348    12.195 f  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTA_i_113/O
                         net (fo=4, routed)           0.804    12.998    instr_mem_inst1/o_dm_valid
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.122 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48/O
                         net (fo=32, routed)          1.142    14.265    instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_48_n_2
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.389 r  instr_mem_inst1/BRAM_32B_SDP_RPORTA_i_33/O
                         net (fo=2, routed)           0.751    15.139    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         1.481    18.530    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y21         RAMB18E1                                     r  core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.485    19.014    
                         clock uncertainty           -0.084    18.931    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.737    18.194    core_top_inst1/mmu_inst1/register_file_inst1/BRAM_32B_SDP_RPORTB/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[29]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.078    -0.422    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[31]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.078    -0.421    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[7]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.078    -0.422    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[1]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[27]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[30]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.076    -0.423    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[6]
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y40         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.076    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[11]
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y41         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.075    -0.425    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.565    -0.582    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.385    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[17]
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.835    -0.820    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y43         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.075    -0.424    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.564    -0.583    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  core_top_inst1/instruction_fetch_inst1/r_addr_del_1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.386    core_top_inst1/instruction_fetch_inst1/r_addr_del_1[22]
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll_inst1/PLL_inst1/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll_inst1/PLL_inst1/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=342, routed)         0.834    -0.821    core_top_inst1/instruction_fetch_inst1/clk_out1_0
    SLICE_X41Y42         FDRE                                         r  core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.075    -0.425    core_top_inst1/instruction_fetch_inst1/r_addr_del_2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.038    





