#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May  2 15:17:43 2019
# Process ID: 31650
# Current directory: /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1
# Command line: vivado -log mitx_petalinux_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mitx_petalinux_wrapper.tcl
# Log file: /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/mitx_petalinux_wrapper.vds
# Journal file: /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mitx_petalinux_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/repo/shs/ECE1373_GhostSynth/modules'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/repo/shs/ECE1373_GhostSynth/vibrato'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.465 ; gain = 79.242 ; free physical = 196 ; free virtual = 26879
Command: synth_design -top mitx_petalinux_wrapper -part xc7z100ffg900-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31670 
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:150]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_codec with formal parameter declaration list [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:153]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1296.434 ; gain = 103.223 ; free physical = 323 ; free virtual = 26761
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_wrapper' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7039]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_clk_wiz_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_clk_wiz_0_1_clk_wiz' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_clk_wiz_0_1_clk_wiz' (4#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_clk_wiz_0_1' (5#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axi_gpio_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/synth/mitx_petalinux_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/synth/mitx_petalinux_axi_gpio_0_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (6#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (6#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (6#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (6#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (7#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (8#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (9#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-226] default block is never used [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (11#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (12#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axi_gpio_0_1' (13#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/synth/mitx_petalinux_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axi_gpio_1_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/synth/mitx_petalinux_axi_gpio_1_1.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/synth/mitx_petalinux_axi_gpio_1_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-226] default block is never used [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (13#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.Read_Reg_In_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (13#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (13#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axi_gpio_1_1' (14#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/synth/mitx_petalinux_axi_gpio_1_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_converter_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_converter_0_0/synth/mitx_petalinux_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'converter' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:64]
INFO: [Synth 8-638] synthesizing module 'converter_fmul_32bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter_fmul_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'converter_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/ip/converter_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/ip/converter_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'converter_ap_fmul_2_max_dsp_32' (30#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/ip/converter_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'converter_fmul_32bkb' (31#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter_fmul_32bkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:526]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:345]
WARNING: [Synth 8-6014] Unused sequential element in_V_TDATA_blk_n_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:377]
WARNING: [Synth 8-6014] Unused sequential element out_V_TDATA_blk_n_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:401]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:423]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:437]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state8_pp0_stage0_iter7_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:451]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:431]
INFO: [Synth 8-256] done synthesizing module 'converter' (32#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b751/hdl/verilog/converter.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_converter_0_0' (33#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_converter_0_0/synth/mitx_petalinux_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'i2s_block_imp_WAM4XK' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2384]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_atg_module_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_atg_module_0_0/synth/mitx_petalinux_atg_module_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'atg_module' [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/atg_module.v:8]
INFO: [Synth 8-638] synthesizing module 'bits_sync' [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'bits_sync' (34#1) [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'atg_module' (35#1) [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/atg_module.v:8]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_atg_module_0_0' (36#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_atg_module_0_0/synth/mitx_petalinux_atg_module_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_i2s_tx_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_0/synth/mitx_petalinux_i2s_tx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'i2s_topm' [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_topm.v:115]
INFO: [Synth 8-638] synthesizing module 'i2s_codec' [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:115]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity i2s_codec does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:137]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity i2s_codec does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:138]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity i2s_codec does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:140]
INFO: [Synth 8-256] done synthesizing module 'i2s_codec' (37#1) [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_codec.v:115]
INFO: [Synth 8-638] synthesizing module 'bits_sync__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:1]
WARNING: [Synth 8-6014] Unused sequential element db[0].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[0].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[1].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[1].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[2].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[2].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[3].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[3].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[4].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[4].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[5].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[5].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[6].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[6].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[7].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[7].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[8].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[8].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[9].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[9].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[10].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[10].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[11].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[11].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[12].sync_reg_reg[1] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
WARNING: [Synth 8-6014] Unused sequential element db[12].sync_reg_reg[0] was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:28]
INFO: [Synth 8-256] done synthesizing module 'bits_sync__parameterized0' (37#1) [/root/repo/shs/ECE1373_GhostSynth/modules/common_libs/bits_sync.v:1]
INFO: [Synth 8-638] synthesizing module 'i2s_core_regmap_regs' [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:138]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:254]
WARNING: [Synth 8-6014] Unused sequential element v_addr_hit_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:154]
WARNING: [Synth 8-6014] Unused sequential element v_addr_hit_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:252]
INFO: [Synth 8-256] done synthesizing module 'i2s_core_regmap_regs' (38#1) [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_core_regmap_regs.sv:22]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity i2s_topm does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_topm.v:146]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity i2s_topm does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_topm.v:147]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity i2s_topm does not have driver. [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_topm.v:149]
INFO: [Synth 8-256] done synthesizing module 'i2s_topm' (39#1) [/root/repo/shs/ECE1373_GhostSynth/modules/i2s_core/rtl/i2s_topm.v:115]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_i2s_tx_0' (40#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_0/synth/mitx_petalinux_i2s_tx_0.v:56]
WARNING: [Synth 8-350] instance 'i2s_tx' of module 'mitx_petalinux_i2s_tx_0' requires 39 connections, but only 36 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2534]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_i2s_tx_fifo_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/synth/mitx_petalinux_i2s_tx_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:839]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (41#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (42#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (43#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (44#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (73#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_i2s_tx_fifo_0' (74#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/synth/mitx_petalinux_i2s_tx_fifo_0.v:57]
WARNING: [Synth 8-350] instance 'i2s_tx_fifo' of module 'mitx_petalinux_i2s_tx_fifo_0' requires 13 connections, but only 10 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2571]
INFO: [Synth 8-256] done synthesizing module 'i2s_block_imp_WAM4XK' (75#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2384]
WARNING: [Synth 8-350] instance 'i2s_block' of module 'i2s_block_imp_WAM4XK' requires 33 connections, but only 32 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7380]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_processing_system7_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/synth/mitx_petalinux_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (76#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (77#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (78#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/synth/mitx_petalinux_processing_system7_0_0.v:441]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_processing_system7_0_0' (79#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/synth/mitx_petalinux_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'mitx_petalinux_processing_system7_0_0' requires 108 connections, but only 103 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7413]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_processing_system7_0_axi_periph_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11487]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_16DXFZP' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2584]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_5/synth/mitx_petalinux_auto_pc_5.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (80#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (81#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (82#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (83#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (84#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (85#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (85#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (86#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (87#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (88#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (88#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (88#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (89#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (90#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (91#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (91#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (91#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (91#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (92#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (93#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (94#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (95#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_5' (96#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_5/synth/mitx_petalinux_auto_pc_5.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_5' requires 60 connections, but only 58 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2823]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_16DXFZP' (97#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2584]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_76PMOI' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3016]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_6/synth/mitx_petalinux_auto_pc_6.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_6' (98#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_6/synth/mitx_petalinux_auto_pc_6.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_6' requires 60 connections, but only 58 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3255]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_76PMOI' (99#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3016]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_IAY6NU' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3448]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_7' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_7/synth/mitx_petalinux_auto_pc_7.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_7' (100#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_7/synth/mitx_petalinux_auto_pc_7.v:58]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_IAY6NU' (101#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3448]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1HIGW7X' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3890]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1HIGW7X' (102#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3890]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_OIZZ9C' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12943]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_8' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_8/synth/mitx_petalinux_auto_pc_8.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' (102#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_8' (103#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_8/synth/mitx_petalinux_auto_pc_8.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_8' requires 79 connections, but only 77 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13258]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_OIZZ9C' (104#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12943]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1OA68H3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13610]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_9' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_9/synth/mitx_petalinux_auto_pc_9.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_9' (105#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_9/synth/mitx_petalinux_auto_pc_9.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_9' requires 79 connections, but only 77 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13925]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1OA68H3' (106#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13610]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_xbar_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_xbar_0/synth/mitx_petalinux_xbar_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (107#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (108#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (109#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (110#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (111#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (112#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
WARNING: [Synth 8-6014] Unused sequential element n_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1145]
WARNING: [Synth 8-6014] Unused sequential element carry_rr_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1146]
WARNING: [Synth 8-6014] Unused sequential element mask_rr_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1147]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' (113#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (114#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (115#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (116#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (116#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (116#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (117#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' (117#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (118#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (119#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized1' (120#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (121#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (121#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (121#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.any_prio_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:592]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.which_prio_hot_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:594]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.which_prio_enc_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:595]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.current_highest_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:596]
WARNING: [Synth 8-6014] Unused sequential element gen_arbiter.nr_reg was removed.  [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:636]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (122#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (123#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (124#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_xbar_0' (125#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_xbar_0/synth/mitx_petalinux_xbar_0.v:60]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arregion' does not match port width (16) of module 'mitx_petalinux_xbar_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12874]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'mitx_petalinux_xbar_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12886]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_processing_system7_0_axi_periph_0' (126#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11487]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_rst_processing_system7_0_50M_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/synth/mitx_petalinux_rst_processing_system7_0_50M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/synth/mitx_petalinux_rst_processing_system7_0_50M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (127#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (127#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (128#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (129#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (130#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (131#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_rst_processing_system7_0_50M_0' (132#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/synth/mitx_petalinux_rst_processing_system7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'mitx_petalinux_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7698]
INFO: [Synth 8-638] synthesizing module 'synth_mods_imp_1QCW0MN' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:14509]
INFO: [Synth 8-638] synthesizing module 'Generators_imp_PMEZBF' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_FM_Synth_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_FM_Synth_0_0/synth/mitx_petalinux_FM_Synth_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'FM_Synth' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:296]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_sizes' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_sizes_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:24]
INFO: [Synth 8-3876] $readmem data file './FM_Synth_sizes_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:27]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_sizes_rom' (133#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:9]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_sizes' (134#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sizes.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_Conversion' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_Conversion_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:24]
INFO: [Synth 8-3876] $readmem data file './FM_Synth_Conversion_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:27]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_Conversion_rom' (135#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:9]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_Conversion' (136#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_Conversion.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mask_tabbkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mask_tabbkb.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mask_tabbkb_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mask_tabbkb.v:9]
INFO: [Synth 8-3876] $readmem data file './FM_Synth_mask_tabbkb_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mask_tabbkb.v:27]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mask_tabbkb_rom' (137#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mask_tabbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mask_tabbkb' (138#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mask_tabbkb.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_notes' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_notes.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_notes_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_notes.v:9]
INFO: [Synth 8-3876] $readmem data file './FM_Synth_notes_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_notes.v:27]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_notes_rom' (139#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_notes.v:9]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_notes' (140#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_notes.v:56]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_CTRL_BUS_s_axi.v:207]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_CTRL_BUS_s_axi' (141#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_fadd_32ncud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fadd_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_ap_fadd_3_full_dsp_32' (151#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_fadd_32ncud' (152#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fadd_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_fmul_32ndEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fmul_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_ap_fmul_2_max_dsp_32' (153#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_fmul_32ndEe' (154#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fmul_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_sitofp_3eOg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sitofp_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_ap_sitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_ap_sitofp_4_no_dsp_32' (163#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_sitofp_3eOg' (164#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_sitofp_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_fpext_32fYi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fpext_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_ap_fpext_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_ap_fpext_0_no_dsp_32' (167#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/ip/FM_Synth_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_fpext_32fYi' (168#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fpext_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mul_34nsg8j' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:29]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mul_34nsg8j_MulnS_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mul_34nsg8j_MulnS_0' (169#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mul_34nsg8j' (170#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:29]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nhbi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:156]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nhbi_div' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:76]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nhbi_div_u' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nhbi_div_u' (171#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nhbi_div' (172#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:76]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nhbi' (173#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:156]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nibs' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:156]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nibs_div' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:76]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_srem_32nibs_div_u' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nibs_div_u' (174#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nibs_div' (175#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:76]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_srem_32nibs' (176#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:156]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mac_mulajbC' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mac_mulajbC.v:34]
INFO: [Synth 8-638] synthesizing module 'FM_Synth_mac_mulajbC_DSP48_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mac_mulajbC.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mac_mulajbC_DSP48_0' (177#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mac_mulajbC.v:10]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth_mac_mulajbC' (178#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mac_mulajbC.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6117]
INFO: [Synth 8-256] done synthesizing module 'FM_Synth' (179#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_FM_Synth_0_0' (180#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_FM_Synth_0_0/synth/mitx_petalinux_FM_Synth_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_FM_Synth_1_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_FM_Synth_1_0/synth/mitx_petalinux_FM_Synth_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_FM_Synth_1_0' (181#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_FM_Synth_1_0/synth/mitx_petalinux_FM_Synth_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_2/synth/mitx_petalinux_latcherfloat_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'latcherfloatlatcherfloat' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/8db5/hdl/verilog/latcherfloatlatcherfloat.v:12]
INFO: [Synth 8-638] synthesizing module 'latcherfloatBlock_proc' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/8db5/hdl/verilog/latcherfloatBlock_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/8db5/hdl/verilog/latcherfloatBlock_proc.v:51]
INFO: [Synth 8-256] done synthesizing module 'latcherfloatBlock_proc' (182#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/8db5/hdl/verilog/latcherfloatBlock_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'latcherfloatlatcherfloat' (183#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/8db5/hdl/verilog/latcherfloatlatcherfloat.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_2' (184#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_2/synth/mitx_petalinux_latcherfloat_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_3/synth/mitx_petalinux_latcherfloat_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_3' (185#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_3/synth/mitx_petalinux_latcherfloat_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_2_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_2_1/synth/mitx_petalinux_latcherfloat_2_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_2_1' (186#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_2_1/synth/mitx_petalinux_latcherfloat_2_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_1_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_1_1/synth/mitx_petalinux_latcherfloat_1_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_1_1' (187#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_1_1/synth/mitx_petalinux_latcherfloat_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_noisy_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_noisy_0_0/synth/mitx_petalinux_noisy_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'noisy' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy.v:61]
INFO: [Synth 8-638] synthesizing module 'noisy_fadd_32ns_3bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'noisy_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'noisy_ap_fadd_3_full_dsp_32' (188#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'noisy_fadd_32ns_3bkb' (189#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'noisy_fmul_32ns_3cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_fmul_32ns_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'noisy_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'noisy_ap_fmul_2_max_dsp_32' (190#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'noisy_fmul_32ns_3cud' (191#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_fmul_32ns_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'noisy_uitofp_32nsdEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_uitofp_32nsdEe.v:11]
INFO: [Synth 8-638] synthesizing module 'noisy_ap_uitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_uitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'noisy_ap_uitofp_4_no_dsp_32' (192#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/ip/noisy_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'noisy_uitofp_32nsdEe' (193#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy_uitofp_32nsdEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy.v:370]
INFO: [Synth 8-256] done synthesizing module 'noisy' (194#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/32dc/hdl/verilog/noisy.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_noisy_0_0' (195#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_noisy_0_0/synth/mitx_petalinux_noisy_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'saw_tree_imp_ULW7LQ' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:14005]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_mixer_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_0_0/synth/mitx_petalinux_mixer_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mixer' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer.v:12]
INFO: [Synth 8-638] synthesizing module 'mixer_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_CTRL_BUS_s_axi.v:186]
INFO: [Synth 8-256] done synthesizing module 'mixer_CTRL_BUS_s_axi' (196#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Block_codeRepl1_proc' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/Block_codeRepl1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/Block_codeRepl1_proc.v:95]
INFO: [Synth 8-638] synthesizing module 'mixer_fadd_32ns_3bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'mixer_ap_fadd_3_full_dsp_32' (197#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mixer_fadd_32ns_3bkb' (198#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_fmul_32ns_3cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fmul_32ns_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'mixer_ap_fmul_2_max_dsp_32' (199#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mixer_fmul_32ns_3cud' (200#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fmul_32ns_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_fcmp_32ns_3dEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fcmp_32ns_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_ap_fcmp_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'mixer_ap_fcmp_0_no_dsp_32' (204#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/ip/mixer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mixer_fcmp_32ns_3dEe' (205#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer_fcmp_32ns_3dEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'Block_codeRepl1_proc' (206#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/Block_codeRepl1_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'mixer' (207#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/7355/hdl/verilog/mixer.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_mixer_0_0' (208#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_0_0/synth/mitx_petalinux_mixer_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_saw_1_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_1_0/synth/mitx_petalinux_saw_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'saw' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:139]
INFO: [Synth 8-638] synthesizing module 'saw_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_CTRL_BUS_s_axi.v:180]
INFO: [Synth 8-256] done synthesizing module 'saw_CTRL_BUS_s_axi' (209#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'saw_faddfsub_32nsbkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_faddfsub_32nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_ap_faddfsub_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_faddfsub_3_full_dsp_32.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'saw_ap_faddfsub_3_full_dsp_32' (210#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'saw_faddfsub_32nsbkb' (211#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_faddfsub_32nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_fmul_32ns_32ncud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_fmul_32ns_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'saw_ap_fmul_2_max_dsp_32' (212#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'saw_fmul_32ns_32ncud' (213#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_fmul_32ns_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_fdiv_32ns_32ndEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_fdiv_32ns_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_ap_fdiv_14_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'saw_ap_fdiv_14_no_dsp_32' (218#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'saw_fdiv_32ns_32ndEe' (219#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_fdiv_32ns_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_sitofp_32s_32_6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_sitofp_32s_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'saw_ap_sitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'saw_ap_sitofp_4_no_dsp_32' (220#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/ip/saw_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'saw_sitofp_32s_32_6' (221#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw_sitofp_32s_32_6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:1029]
INFO: [Synth 8-256] done synthesizing module 'saw' (222#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/93b6/hdl/verilog/saw.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_saw_1_0' (223#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_1_0/synth/mitx_petalinux_saw_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_saw_2_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_2_0/synth/mitx_petalinux_saw_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_saw_2_0' (224#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_2_0/synth/mitx_petalinux_saw_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_saw_3_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_3_0/synth/mitx_petalinux_saw_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_saw_3_0' (225#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_3_0/synth/mitx_petalinux_saw_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_saw_4_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_4_0/synth/mitx_petalinux_saw_4_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_saw_4_0' (226#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_saw_4_0/synth/mitx_petalinux_saw_4_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'saw_tree_imp_ULW7LQ' (227#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:14005]
INFO: [Synth 8-256] done synthesizing module 'Generators_imp_PMEZBF' (228#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:12]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axi_interconnect_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7753]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1498PUZ' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1492]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_0/synth/mitx_petalinux_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_0' (229#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_0/synth/mitx_petalinux_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1498PUZ' (230#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1492]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_4HT9ZG' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1802]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_1/synth/mitx_petalinux_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_1' (231#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_1/synth/mitx_petalinux_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_4HT9ZG' (232#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1802]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_K0YY90' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2112]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_K0YY90' (233#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2112]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1G0ZYUT' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2884]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1G0ZYUT' (234#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:2884]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_G9VT3M' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3316]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_G9VT3M' (235#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3316]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_RE4ABE' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3758]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_RE4ABE' (236#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:3758]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1R5JBJ1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4162]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1R5JBJ1' (237#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4162]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1MESSIY' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4294]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1MESSIY' (238#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4294]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_N7CJF1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4426]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_N7CJF1' (239#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4426]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_39CUAT' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4558]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_39CUAT' (240#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4558]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_12GHHS2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4683]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_12GHHS2' (241#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4683]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_TAFEYZ' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4815]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_TAFEYZ' (242#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4815]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1SK1KMK' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4940]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1SK1KMK' (243#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:4940]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_8C14XN' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5072]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_8C14XN' (244#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5072]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_185XESC' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5204]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_185XESC' (245#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5204]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1J9QFQS' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5336]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1J9QFQS' (246#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5336]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_JG51CJ' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5468]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_JG51CJ' (247#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5468]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_X1A0DG' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5600]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_X1A0DG' (248#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5600]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1WAVTC3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5725]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1WAVTC3' (249#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5725]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_1CC2MAZ' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5857]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_2/synth/mitx_petalinux_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_2' (250#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_2/synth/mitx_petalinux_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_2' requires 60 connections, but only 57 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6092]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_1CC2MAZ' (251#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:5857]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_D257PO' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6152]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_3/synth/mitx_petalinux_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_3' (252#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_3/synth/mitx_petalinux_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_3' requires 60 connections, but only 58 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6391]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_D257PO' (253#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6152]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_1KLV6H1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6452]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_auto_pc_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_4/synth/mitx_petalinux_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_auto_pc_4' (254#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_auto_pc_4/synth/mitx_petalinux_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mitx_petalinux_auto_pc_4' requires 60 connections, but only 58 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6691]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_1KLV6H1' (255#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6452]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_LEFA1U' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6752]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_LEFA1U' (256#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:6752]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y656WW' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13338]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y656WW' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:13338]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_tier2_xbar_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_0_0/synth/mitx_petalinux_tier2_xbar_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized1' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave__parameterized0' (257#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized11' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized11' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (258#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (259#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized0' (259#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_tier2_xbar_0_0' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_0_0/synth/mitx_petalinux_tier2_xbar_0_0.v:59]
WARNING: [Synth 8-350] instance 'tier2_xbar_0' of module 'mitx_petalinux_tier2_xbar_0_0' requires 40 connections, but only 38 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11249]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_tier2_xbar_1_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_1_0/synth/mitx_petalinux_tier2_xbar_1_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized2' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd__parameterized0' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized1' (260#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_tier2_xbar_1_0' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_1_0/synth/mitx_petalinux_tier2_xbar_1_0.v:59]
WARNING: [Synth 8-350] instance 'tier2_xbar_1' of module 'mitx_petalinux_tier2_xbar_1_0' requires 40 connections, but only 38 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11288]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_tier2_xbar_2_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_2_0/synth/mitx_petalinux_tier2_xbar_2_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized22' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized22' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized3' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized3' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized4' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized2' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized3' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter__parameterized0' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar__parameterized0' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized2' (261#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_tier2_xbar_2_0' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_tier2_xbar_2_0/synth/mitx_petalinux_tier2_xbar_2_0.v:59]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_xbar_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_xbar_1/synth/mitx_petalinux_xbar_1.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized4' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp__parameterized0' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized5' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized6' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router__parameterized0' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter__parameterized1' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar__parameterized1' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar__parameterized3' (262#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_xbar_1' (263#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_xbar_1/synth/mitx_petalinux_xbar_1.v:60]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_arregion' does not match port width (12) of module 'mitx_petalinux_xbar_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11418]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_awregion' does not match port width (12) of module 'mitx_petalinux_xbar_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:11430]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axi_interconnect_0_1' (264#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7753]
WARNING: [Synth 8-350] instance 'axi_interconnect_0' of module 'mitx_petalinux_axi_interconnect_0_1' requires 439 connections, but only 411 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:15214]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_biquad_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_biquad_0_1/synth/mitx_petalinux_biquad_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'biquad' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad.v:139]
INFO: [Synth 8-638] synthesizing module 'biquad_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_CTRL_BUS_s_axi.v:201]
INFO: [Synth 8-256] done synthesizing module 'biquad_CTRL_BUS_s_axi' (265#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'biquad_faddfsub_3bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_faddfsub_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'biquad_ap_faddfsub_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_faddfsub_3_full_dsp_32.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'biquad_ap_faddfsub_3_full_dsp_32' (266#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'biquad_faddfsub_3bkb' (267#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_faddfsub_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'biquad_fmul_32ns_cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_fmul_32ns_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'biquad_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'biquad_ap_fmul_2_max_dsp_32' (268#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/ip/biquad_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'biquad_fmul_32ns_cud' (269#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad_fmul_32ns_cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'biquad' (270#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b412/hdl/verilog/biquad.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_biquad_0_1' (271#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_biquad_0_1/synth/mitx_petalinux_biquad_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_compressor_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_compressor_0_1/synth/mitx_petalinux_compressor_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'compressor' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor.v:125]
INFO: [Synth 8-638] synthesizing module 'compressor_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_CTRL_BUS_s_axi.v:172]
INFO: [Synth 8-256] done synthesizing module 'compressor_CTRL_BUS_s_axi' (272#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'compressor_faddfsbkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_faddfsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'compressor_ap_faddfsub_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_faddfsub_3_full_dsp_32.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'compressor_ap_faddfsub_3_full_dsp_32' (273#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'compressor_faddfsbkb' (274#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_faddfsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'compressor_fmul_3cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_fmul_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'compressor_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'compressor_ap_fmul_2_max_dsp_32' (275#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compressor_fmul_3cud' (276#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_fmul_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'compressor_fcmp_3dEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_fcmp_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'compressor_ap_fcmp_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'compressor_ap_fcmp_0_no_dsp_32' (277#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/ip/compressor_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compressor_fcmp_3dEe' (278#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor_fcmp_3dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor.v:680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor.v:682]
INFO: [Synth 8-256] done synthesizing module 'compressor' (279#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/36b7/hdl/verilog/compressor.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_compressor_0_1' (280#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_compressor_0_1/synth/mitx_petalinux_compressor_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_envelope_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_envelope_0_0/synth/mitx_petalinux_envelope_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'envelope' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:182]
INFO: [Synth 8-638] synthesizing module 'envelope_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-256] done synthesizing module 'envelope_CTRL_BUS_s_axi' (281#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'envelope_fadd_32nbkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'envelope_ap_fadd_3_full_dsp_32' (282#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'envelope_fadd_32nbkb' (283#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_fmul_32ncud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'envelope_ap_fmul_2_max_dsp_32' (284#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'envelope_fmul_32ncud' (285#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_fdiv_32ndEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fdiv_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_ap_fdiv_14_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'envelope_ap_fdiv_14_no_dsp_32' (286#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'envelope_fdiv_32ndEe' (287#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fdiv_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_sitofp_3eOg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_sitofp_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_ap_sitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'envelope_ap_sitofp_4_no_dsp_32' (288#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'envelope_sitofp_3eOg' (289#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_sitofp_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_fcmp_32nfYi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fcmp_32nfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'envelope_ap_fcmp_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'envelope_ap_fcmp_0_no_dsp_32' (290#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/ip/envelope_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'envelope_fcmp_32nfYi' (291#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope_fcmp_32nfYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:1189]
INFO: [Synth 8-256] done synthesizing module 'envelope' (292#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/d265/hdl/verilog/envelope.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_envelope_0_0' (293#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_envelope_0_0/synth/mitx_petalinux_envelope_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fx1_imp_9YE6W4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:748]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_Echo_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_Echo_0_0/synth/mitx_petalinux_Echo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Echo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo.v:160]
INFO: [Synth 8-638] synthesizing module 'Echo_buffer_r' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:49]
INFO: [Synth 8-638] synthesizing module 'Echo_buffer_r_ram' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:22]
INFO: [Synth 8-3876] $readmem data file './Echo_buffer_r_ram.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:25]
INFO: [Synth 8-256] done synthesizing module 'Echo_buffer_r_ram' (294#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:9]
INFO: [Synth 8-256] done synthesizing module 'Echo_buffer_r' (295#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_buffer_r.v:49]
INFO: [Synth 8-638] synthesizing module 'Echo_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_CTRL_BUS_s_axi.v:172]
INFO: [Synth 8-256] done synthesizing module 'Echo_CTRL_BUS_s_axi' (296#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Echo_fadd_32ns_32bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Echo_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Echo_ap_fadd_3_full_dsp_32' (297#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Echo_fadd_32ns_32bkb' (298#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Echo_fmul_32ns_32cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Echo_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Echo_ap_fmul_2_max_dsp_32' (299#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/ip/Echo_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Echo_fmul_32ns_32cud' (300#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Echo_srem_32ns_14dEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:182]
INFO: [Synth 8-638] synthesizing module 'Echo_srem_32ns_14dEe_div' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:90]
INFO: [Synth 8-638] synthesizing module 'Echo_srem_32ns_14dEe_div_u' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'Echo_srem_32ns_14dEe_div_u' (301#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'Echo_srem_32ns_14dEe_div' (302#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:90]
INFO: [Synth 8-256] done synthesizing module 'Echo_srem_32ns_14dEe' (303#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo_srem_32ns_14dEe.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo.v:754]
INFO: [Synth 8-256] done synthesizing module 'Echo' (304#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/b4bf/hdl/verilog/Echo.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_Echo_0_0' (305#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_Echo_0_0/synth/mitx_petalinux_Echo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_biquad_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_biquad_0_0/synth/mitx_petalinux_biquad_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_biquad_0_0' (306#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_biquad_0_0/synth/mitx_petalinux_biquad_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_4/synth/mitx_petalinux_latcherfloat_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_4' (307#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_4/synth/mitx_petalinux_latcherfloat_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_5/synth/mitx_petalinux_latcherfloat_0_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_5' (308#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_5/synth/mitx_petalinux_latcherfloat_0_5.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_1_2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_1_2/synth/mitx_petalinux_latcherfloat_1_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_1_2' (309#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_1_2/synth/mitx_petalinux_latcherfloat_1_2.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_mixer_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_0_1/synth/mitx_petalinux_mixer_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_mixer_0_1' (310#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_0_1/synth/mitx_petalinux_mixer_0_1.v:57]
WARNING: [Synth 8-350] instance 'mixer_0' of module 'mitx_petalinux_mixer_0_1' requires 34 connections, but only 32 given [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1142]
INFO: [Synth 8-256] done synthesizing module 'fx1_imp_9YE6W4' (311#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:748]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axis_switch_1_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_1_0/synth/mitx_petalinux_axis_switch_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axis_switch' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (311#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_decoder' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_13_axisc_register_slice' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/341f/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/341f/hdl/axis_register_slice_v1_1_vl_rfs.v:151]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_13_axisc_register_slice' (312#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/341f/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_decoder' (313#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_13_axisc_register_slice__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/341f/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_13_axisc_register_slice__parameterized0' (313#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/341f/hdl/axis_register_slice_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux' (314#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (314#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_clock_synchronizer' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1173]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:145]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (315#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_clock_synchronizer' (316#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1173]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:427]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (316#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (317#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake' (318#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_read' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:1742]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_read' (319#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:1742]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_write' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:1917]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:1967]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_write' (320#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:1917]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32' (321#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized0' (321#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top' (322#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config_dp' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config_dp' (323#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config' (324#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router' (325#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axis_switch' (326#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axis_switch_1_0' (327#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_1_0/synth/mitx_petalinux_axis_switch_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'fx2_imp_E1J21P' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1177]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_7_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_7_0/synth/mitx_petalinux_latcherfloat_7_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_7_0' (328#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_7_0/synth/mitx_petalinux_latcherfloat_7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_8_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_8_0/synth/mitx_petalinux_latcherfloat_8_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_8_0' (329#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_8_0/synth/mitx_petalinux_latcherfloat_8_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_mixer_1_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_1_0/synth/mitx_petalinux_mixer_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_mixer_1_0' (330#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_mixer_1_0/synth/mitx_petalinux_mixer_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_trem_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_trem_0_0/synth/mitx_petalinux_trem_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'trem' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem.v:12]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc.v:44]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (331#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'tremolo_calculation' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/tremolo_calculation.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/tremolo_calculation.v:73]
INFO: [Synth 8-638] synthesizing module 'trem_fadd_32ns_32bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fadd_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fadd_3_full_dsp_32' (332#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fadd_32ns_32bkb' (333#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_fmul_32ns_32cud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fmul_2_max_dsp_32' (334#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fmul_32ns_32cud' (335#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_fdiv_32ns_32dEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fdiv_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fdiv_14_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fdiv_14_no_dsp_32' (336#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fdiv_32ns_32dEe' (337#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_fdiv_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_sitofp_32s_3eOg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_sitofp_32s_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_sitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_sitofp_4_no_dsp_32' (338#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/ip/trem_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'trem_sitofp_32s_3eOg' (339#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem_sitofp_32s_3eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'tremolo_calculation' (340#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/tremolo_calculation.v:10]
INFO: [Synth 8-638] synthesizing module 'Block_proc4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc4.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc4.v:44]
INFO: [Synth 8-256] done synthesizing module 'Block_proc4' (341#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/Block_proc4.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (342#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (343#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'trem' (344#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4410/hdl/verilog/trem.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_trem_0_0' (345#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_trem_0_0/synth/mitx_petalinux_trem_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_vibrato_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_vibrato_0_0_1/synth/mitx_petalinux_vibrato_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vibrato' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:230]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_ref_4bkb' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_ref_4bkb.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_ref_4bkb_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_ref_4bkb.v:9]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_ref_4bkb_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_ref_4bkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_ref_4bkb_rom' (346#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_ref_4bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_ref_4bkb' (347#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_ref_4bkb.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmcud' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmcud_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:21]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_hotbmcud_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmcud_rom' (348#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmcud' (349#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmcud.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmdEe' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmdEe_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:21]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_hotbmdEe_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmdEe_rom' (350#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmdEe' (351#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmeOg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmeOg_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:21]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_hotbmeOg_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmeOg_rom' (352#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmeOg' (353#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmeOg.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmfYi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmfYi_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_hotbmfYi_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmfYi_rom' (354#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmfYi' (355#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmg8j' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_hls_hotbmg8j_rom' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './vibrato_hls_hotbmg8j_rom.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmg8j_rom' (356#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_hls_hotbmg8j' (357#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_hls_hotbmg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'vibrato_buffer_r' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:61]
INFO: [Synth 8-638] synthesizing module 'vibrato_buffer_r_ram' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:25]
INFO: [Synth 8-3876] $readmem data file './vibrato_buffer_r_ram.dat' is read successfully [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:28]
INFO: [Synth 8-256] done synthesizing module 'vibrato_buffer_r_ram' (358#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:9]
INFO: [Synth 8-256] done synthesizing module 'vibrato_buffer_r' (359#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_buffer_r.v:61]
INFO: [Synth 8-638] synthesizing module 'vibrato_CTRL_BUS_s_axi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_CTRL_BUS_s_axi.v:172]
INFO: [Synth 8-256] done synthesizing module 'vibrato_CTRL_BUS_s_axi' (360#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'scaled_fixed2ieee' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:47]
INFO: [Synth 8-638] synthesizing module 'vibrato_mux_42_32_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_42_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mux_42_32_1' (361#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_42_32_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:711]
INFO: [Synth 8-256] done synthesizing module 'scaled_fixed2ieee' (362#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:10]
INFO: [Synth 8-638] synthesizing module 'vibrato_faddfsub_hbi' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_faddfsub_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_faddfsub_3_full_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_faddfsub_3_full_dsp_32.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_faddfsub_3_full_dsp_32' (363#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'vibrato_faddfsub_hbi' (364#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_faddfsub_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_fmul_32nsibs' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fmul_32nsibs.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_fmul_2_max_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_fmul_2_max_dsp_32' (365#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vibrato_fmul_32nsibs' (366#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fmul_32nsibs.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_sitofp_32jbC' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_sitofp_32jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_sitofp_4_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_sitofp_4_no_dsp_32' (367#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vibrato_sitofp_32jbC' (368#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_sitofp_32jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_fptrunc_6kbM' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fptrunc_6kbM.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_fptrunc_0_no_dsp_64' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fptrunc_0_no_dsp_64.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_fptrunc_0_no_dsp_64' (369#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'vibrato_fptrunc_6kbM' (370#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fptrunc_6kbM.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_fpext_32nlbW' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fpext_32nlbW.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_fpext_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_fpext_0_no_dsp_32' (371#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'vibrato_fpext_32nlbW' (372#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fpext_32nlbW.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_fcmp_32nsmb6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fcmp_32nsmb6.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_fcmp_0_no_dsp_32' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_fcmp_0_no_dsp_32' (373#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vibrato_fcmp_32nsmb6' (374#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_fcmp_32nsmb6.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_dadd_64nsncg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_dadd_64nsncg.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_dadd_3_full_dsp_64' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dadd_3_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_dadd_3_full_dsp_64' (383#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vibrato_dadd_64nsncg' (384#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_dadd_64nsncg.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_dmul_64nsocq' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_dmul_64nsocq.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_ap_dmul_4_max_dsp_64' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'vibrato_ap_dmul_4_max_dsp_64' (386#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/ip/vibrato_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vibrato_dmul_64nsocq' (387#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_dmul_64nsocq.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_53ns_pcA' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_53ns_pcA.v:39]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_53ns_pcA_MulnS_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_53ns_pcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_53ns_pcA_MulnS_0' (388#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_53ns_pcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_53ns_pcA' (389#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_53ns_pcA.v:39]
INFO: [Synth 8-638] synthesizing module 'vibrato_mux_83_1_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_83_1_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mux_83_1_1' (390#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_83_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_49ns_qcK' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_49ns_qcK_MulnS_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_49ns_qcK_MulnS_1' (391#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_49ns_qcK' (392#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_52s_5rcU' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_52s_5rcU.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_52s_5rcU_MulnS_2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_52s_5rcU.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_52s_5rcU_MulnS_2' (393#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_52s_5rcU.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_52s_5rcU' (394#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_52s_5rcU.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_44s_4sc4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_44s_4sc4.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_44s_4sc4_MulnS_3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_44s_4sc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_44s_4sc4_MulnS_3' (395#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_44s_4sc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_44s_4sc4' (396#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_44s_4sc4.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_33ns_tde' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_33ns_tde.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_33ns_tde_MulnS_4' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_33ns_tde.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_33ns_tde_MulnS_4' (397#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_33ns_tde.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_33ns_tde' (398#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_33ns_tde.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_25ns_udo' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_25ns_udo.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_25ns_udo_MulnS_5' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_25ns_udo.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_25ns_udo_MulnS_5' (399#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_25ns_udo.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_25ns_udo' (400#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_25ns_udo.v:29]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_63ns_vdy' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_63ns_vdy.v:39]
INFO: [Synth 8-638] synthesizing module 'vibrato_mul_63ns_vdy_MulnS_6' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_63ns_vdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_63ns_vdy_MulnS_6' (401#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_63ns_vdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mul_63ns_vdy' (402#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_63ns_vdy.v:39]
INFO: [Synth 8-638] synthesizing module 'vibrato_mux_164_1_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_164_1_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'vibrato_mux_164_1_1' (403#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mux_164_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:2849]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'vibrato' (404#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato.v:12]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_vibrato_0_0' (405#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_vibrato_0_0_1/synth/mitx_petalinux_vibrato_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'fx2_imp_E1J21P' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:1177]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axis_switch_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_0_1/synth/mitx_petalinux_axis_switch_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (406#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized1' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized0' (406#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axis_switch_0_1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_0_1/synth/mitx_petalinux_axis_switch_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axis_switch_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_0_0/synth/mitx_petalinux_axis_switch_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (407#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_cdc_handshake__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:1265]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized2' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized1' (407#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axis_switch_0_0' (408#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_0_0/synth/mitx_petalinux_axis_switch_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_0' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_0/synth/mitx_petalinux_latcherfloat_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_0' (409#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_0/synth/mitx_petalinux_latcherfloat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_latcherfloat_0_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_1/synth/mitx_petalinux_latcherfloat_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_latcherfloat_0_1' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_latcherfloat_0_1/synth/mitx_petalinux_latcherfloat_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mitx_petalinux_axis_switch_1_1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_1_1/synth/mitx_petalinux_axis_switch_1_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_decoder__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux__parameterized1' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axisc_transfer_mux__parameterized1' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized3' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_reg_bank_16x32__parameterized3' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2968]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axi_ctrl_top__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2074]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized2' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config_dp__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2343]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router_config__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2575]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_static_router__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2783]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_13_axis_switch__parameterized2' (410#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_axis_switch_1_1' (411#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axis_switch_1_1/synth/mitx_petalinux_axis_switch_1_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'synth_mods_imp_1QCW0MN' (412#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:14509]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux' (413#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux.v:7039]
INFO: [Synth 8-256] done synthesizing module 'mitx_petalinux_wrapper' (414#1) [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/hdl/mitx_petalinux_wrapper.v:12]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_13_axisc_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_13_axisc_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_13_axisc_register_slice__parameterized0 has unconnected port ACLKEN
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_transfer_mux__parameterized1 has unconnected port ARB_GNT[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_transfer_mux__parameterized1 has unconnected port ARB_GNT[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_transfer_mux__parameterized1 has unconnected port ARB_SEL[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port S_AXIS_TDEST[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port ARB_DONE[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port ARB_GNT[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port si_mux[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port si_mux[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port si_mux[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_axisc_decoder__parameterized2 has unconnected port si_mux[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TSTRB[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TSTRB[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TSTRB[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TSTRB[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TKEEP[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TKEEP[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TKEEP[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TKEEP[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TLAST
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TID[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TDEST[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 has unconnected port TUSER[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[511]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[510]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[509]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[508]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[507]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[506]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[505]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[504]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[503]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[502]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[501]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[500]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[499]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[498]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[497]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[496]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[495]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[494]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[493]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[492]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[491]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[490]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[489]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[488]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[487]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[486]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[485]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[484]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[483]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[482]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[481]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[480]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[479]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[478]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[477]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[476]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[475]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[474]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[473]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[472]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[471]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[470]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[469]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[468]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[467]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[466]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[465]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[464]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[463]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[462]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[461]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[460]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[459]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[458]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[457]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[456]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[455]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[454]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[453]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[452]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[451]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[450]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[449]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[448]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[447]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[446]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[445]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[444]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[443]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[442]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[441]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[440]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[439]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[438]
WARNING: [Synth 8-3331] design axis_switch_v1_1_13_static_router_config_dp__parameterized2 has unconnected port reg_mi_mux[437]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1782.684 ; gain = 589.473 ; free physical = 351 ; free virtual = 26670
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 1782.684 ; gain = 589.473 ; free physical = 431 ; free virtual = 26750
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/mitx_petalinux_processing_system7_0_0.xdc] for cell 'mitx_petalinux_i/processing_system7_0/inst'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/mitx_petalinux_processing_system7_0_0.xdc] for cell 'mitx_petalinux_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/mitx_petalinux_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0_board.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0_board.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1_board.xdc] for cell 'mitx_petalinux_i/audio_pll/inst'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1_board.xdc] for cell 'mitx_petalinux_i/audio_pll/inst'
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1.xdc] for cell 'mitx_petalinux_i/audio_pll/inst'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1.xdc] for cell 'mitx_petalinux_i/audio_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_clk_wiz_0_1/mitx_petalinux_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0.xdc] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0.xdc] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0_clocks.xdc] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst'
Finished Parsing XDC File [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0_clocks.xdc] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0/mitx_petalinux_i2s_tx_fifo_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx1_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/fx2_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/generators_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mitx_petalinux_i/synth_mods/output_xbar/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mitx_petalinux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mitx_petalinux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 420 instances were transformed.
  FDE => FDRE: 317 instances
  FDR => FDRE: 102 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2623.090 ; gain = 0.000 ; free physical = 814 ; free virtual = 25737
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 2623.090 ; gain = 1429.879 ; free physical = 1464 ; free virtual = 26387
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:31 ; elapsed = 00:03:26 . Memory (MB): peak = 2627.008 ; gain = 1433.797 ; free physical = 1463 ; free virtual = 26387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0/inst. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/rst_processing_system7_0_50M/U0. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/axi_gpio_1/U0. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 195).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/axi_gpio_0/U0. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 203).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/audio_pll/inst. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 211).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst. (constraint file  /root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/dont_touch.xdc, line 221).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/audio_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/i2s_block/atg_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/i2s_block/i2s_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/i2s_block/i2s_tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/\gen_async_clock_and_reset.inst_xpm_cdc_sync_rst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/FM_Synth_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/FM_Synth_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/latcherfloat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/latcherfloat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/latcherfloat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/latcherfloat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/noisy_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/i00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/m17_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/m18_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/biquad_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/compressor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/envelope_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/Echo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/biquad_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/latcherfloat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/latcherfloat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/latcherfloat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1/mixer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1_xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx1_xbar/inst/\gen_static_router.gen_synch.inst_rst_synch /inst_xpm_cdc_single. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2/latcherfloat_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2/latcherfloat_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2/mixer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2/trem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2/vibrato_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2_xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/fx2_xbar/inst/\gen_static_router.gen_synch.inst_rst_synch /inst_xpm_cdc_single. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/generators_xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/generators_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/generators_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/generators_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/generators_xbar/inst/\gen_static_router.gen_synch.inst_rst_synch /inst_xpm_cdc_single. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/latcherfloat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/latcherfloat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/output_xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/output_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/output_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/output_xbar/inst/\gen_static_router.gen_synch.inst_cdc_handshake /inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mitx_petalinux_i/synth_mods/output_xbar/inst/\gen_static_router.gen_synch.inst_rst_synch /inst_xpm_cdc_single. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:26 . Memory (MB): peak = 2627.008 ; gain = 1433.797 ; free physical = 1454 ; free virtual = 26378
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clock_0_0048" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "codec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'v_state_r_reg' in module 'i2s_core_regmap_regs'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_r_reg' in module 'i2s_core_regmap_regs'
INFO: [Synth 8-5545] ROM "v_state_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_addr_hit" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_state_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_mem_wait_count_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_addr_hit" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_rdata_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_axi_rresp_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_axi_bresp_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FM_Synth_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '14' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '14' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nibs.v:58]
INFO: [Synth 8-4471] merging register 'car_size_reg[31:9]' into 'mod_size_reg[31:9]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:6129]
INFO: [Synth 8-4471] merging register 'tmp_18_i_i_i1_reg_1963_reg[31:31]' into 'tmp_18_i_i_i_reg_1744_reg[31:31]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:5789]
WARNING: [Synth 8-3936] Found unconnected internal register 'modulator_wave_value_reg' and it is trimmed from '16' to '14' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:4952]
WARNING: [Synth 8-3936] Found unconnected internal register 'carrier_wave_values_s_reg' and it is trimmed from '16' to '14' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth.v:4853]
INFO: [Synth 8-5545] ROM "tmp_s_fu_370_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_i7_fu_1127_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_9_i8_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_570_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_9_i_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_83_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mixer_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs4_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'saw_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'biquad_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'compressor_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'envelope_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_7_fu_270_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_7_fu_270_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_in_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_in_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_out_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wave_out_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_154_p1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Echo_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_reg[2].reg_data_reg[95:64]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[3].reg_data_reg[127:96]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[4].reg_data_reg[159:128]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[5].reg_data_reg[191:160]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[5].reg_data_reg[191:160]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[4].reg_data_reg[159:128]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_13_static_router_config'
INFO: [Synth 8-5544] ROM "commit_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vibrato_CTRL_BUS_s_axi'
INFO: [Synth 8-4471] merging register 'tmp_68_reg_822_reg[3:0]' into 'Lo_assign_reg_808_reg[3:0]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_248_reg' and it is trimmed from '63' to '62' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/scaled_fixed2ieee.v:318]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_34_fu_699_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_37_fu_709_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_34_fu_699_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_37_fu_709_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_42_i_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_i_fu_718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_fu_1539_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_43_i_fu_608_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_fu_1670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_1333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_i_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_i_fu_718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_fu_1539_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_43_i_fu_608_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_fu_1670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_1333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_reg[3].reg_data_reg[127:96]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[4].reg_data_reg[159:128]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[5].reg_data_reg[191:160]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[2].reg_data_reg[95:64]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_13_static_router_config__parameterized0'
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[5].reg_data_reg[191:160]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_13_static_router_config__parameterized1'
INFO: [Synth 8-4471] merging register 'gen_reg[2].reg_data_reg[95:64]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[3].reg_data_reg[127:96]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[4].reg_data_reg[159:128]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[5].reg_data_reg[191:160]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[1].reg_data_reg[63:32]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:3012]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_13_static_router_config__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WRITE_IDLE |                              000 | 00000000000000000000000000000000
        WRITE_ADDR_FIRST |                              001 | 00000000000000000000000000000001
        WRITE_DATA_FIRST |                              010 | 00000000000000000000000000000010
   WRITE_UPDATE_REGISTER |                              011 | 00000000000000000000000000000011
              WRITE_DONE |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_r_reg' using encoding 'sequential' in module 'i2s_core_regmap_regs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               READ_IDLE |                               00 | 00000000000000000000000000000000
           READ_REGISTER |                               01 | 00000000000000000000000000000001
           READ_RESPONSE |                               10 | 00000000000000000000000000000011
               READ_DONE |                               11 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_r_reg' using encoding 'sequential' in module 'i2s_core_regmap_regs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FM_Synth_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mixer_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'saw_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'biquad_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'compressor_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'envelope_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Echo_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                SM_START |                            00010 |                              001
                 SM_WAIT |                            00100 |                              010
               SM_COMMIT |                            01000 |                              011
             SM_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_13_static_router_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vibrato_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                SM_START |                            00010 |                              001
                 SM_WAIT |                            00100 |                              010
               SM_COMMIT |                            01000 |                              011
             SM_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_13_static_router_config__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                SM_START |                            00010 |                              001
                 SM_WAIT |                            00100 |                              010
               SM_COMMIT |                            01000 |                              011
             SM_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_13_static_router_config__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                SM_START |                            00010 |                              001
                 SM_WAIT |                            00100 |                              010
               SM_COMMIT |                            01000 |                              011
             SM_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_13_static_router_config__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:56 ; elapsed = 00:04:00 . Memory (MB): peak = 2627.008 ; gain = 1433.797 ; free physical = 995 ; free virtual = 24514
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized1:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized1:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'floating_point_v7_1_4__parameterized4:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized6:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized10:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized12:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized12:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized14:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_4_delay__parameterized40) to 'floating_point_v7_1_4__parameterized14:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_fptrunc_6kbM_U8/vibrato_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dadd_64nsncg_U11/vibrato_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (floating_point_v7_1_4_delay__parameterized1) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (floating_point_v7_1_4_delay__parameterized49) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_4_delay__parameterized98) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_4_delay__parameterized98) to 'mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/vibrato_dmul_64nsocq_U12/vibrato_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |mitx_petalinux_clk_wiz_0_1_clk_wiz__GC0 |           1|         4|
|2     |FM_Synth_srem_32nhbi                    |           2|      7225|
|3     |FM_Synth_srem_32nibs                    |           2|      8851|
|4     |FM_Synth__GCBM0                         |           1|     24201|
|5     |FM_Synth__GCBM1                         |           1|     11285|
|6     |saw                                     |           4|     11287|
|7     |mitx_petalinux_mixer_0_0                |           1|      7227|
|8     |Generators_imp_PMEZBF__GC0              |           1|      4042|
|9     |mitx_petalinux_vibrato_0_0              |           1|     33188|
|10    |fx2_imp_E1J21P__GB1                     |           1|      7373|
|11    |mitx_petalinux_trem_0_0                 |           1|      8574|
|12    |mitx_petalinux_axi_interconnect_0_1     |           1|     31445|
|13    |fx1_imp_9YE6W4                          |           1|     16778|
|14    |synth_mods_imp_1QCW0MN__GCB2            |           1|     13009|
|15    |synth_mods_imp_1QCW0MN__GCB3            |           1|     29766|
|16    |mitx_petalinux__GC0                     |           1|     28448|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "notrhs_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_361_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[31].sign_tmp_reg[32]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[30].sign_tmp_reg[31]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[29].sign_tmp_reg[30]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[28].sign_tmp_reg[29]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[27].sign_tmp_reg[28]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[26].sign_tmp_reg[27]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[25].sign_tmp_reg[26]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[24].sign_tmp_reg[25]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[23].sign_tmp_reg[24]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[22].sign_tmp_reg[23]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[21].sign_tmp_reg[22]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[20].sign_tmp_reg[21]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[19].sign_tmp_reg[20]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[18].sign_tmp_reg[19]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[17].sign_tmp_reg[18]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[16].sign_tmp_reg[17]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[15].sign_tmp_reg[16]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[14].sign_tmp_reg[15]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[13].sign_tmp_reg[14]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[12].sign_tmp_reg[13]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[11].sign_tmp_reg[12]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_srem_32nhbi.v:68]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FM_Synth_srem_32nhbi:/\FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][31]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][30]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][29]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][28]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][27]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][26]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][25]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][24]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][23]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][22]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][21]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][20]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][19]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][30]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][29]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][28]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][27]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][26]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][25]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][24]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][23]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][22]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][21]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][20]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][19]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][18]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][17]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][16]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][15]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][7]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][6]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[0].remd_tmp_reg[1][5]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][30]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][29]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][28]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][27]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][26]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][25]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][24]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][23]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][22]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][21]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][20]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][19]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][18]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][17]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][16]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][15]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][14]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][13]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][12]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][11]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][10]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][9]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][8]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][7]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[1].remd_tmp_reg[2][6]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][30]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][29]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][28]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][27]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][26]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][25]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][24]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][23]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][22]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][21]) is unused and will be removed from module FM_Synth_srem_32nhbi.
WARNING: [Synth 8-3332] Sequential element (FM_Synth_srem_32nhbi_div_U/FM_Synth_srem_32nhbi_div_u_0/loop[2].remd_tmp_reg[3][20]) is unused and will be removed from module FM_Synth_srem_32nhbi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U1/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U1/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/state_reg[17]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/din0_buf1_reg[16]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[0]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[1]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[2]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[3]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[4]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[5]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[6]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[7]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[8]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[9]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[10]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[11]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[13]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[14]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[15]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[16]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[17]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[18]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[19]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[20]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[21]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[22]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[28]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[29]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[30]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[12]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[27]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[26]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[24]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[25]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[31]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[23]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[24]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[25]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[26]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[27]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[28]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[30]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[1]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[2]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[3]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[4]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[5]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[6]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[7]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[8]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[9]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[10]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[11]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[12]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[13]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[14]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[15]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[16]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[17]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[18]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[19]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[20]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[21]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fmul_32ns_3cud_U2/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/state_reg[18]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/din1_buf1_reg[23]' (FD) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_uitofp_32nsdEe_U3/noisy_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'mitx_petalinux_i/Generatorsi_4_0/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_s_fu_370_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_570_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_i7_fu_1127_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_mul_34nsg8j.v:20]
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U15/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product.
DSP Report: Generating DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
DSP Report: operator FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/tmp_product is absorbed into DSP FM_Synth_mul_34nsg8j_U18/FM_Synth_mul_34nsg8j_MulnS_0_U/p_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'FM_Synth_fmul_32ndEe_U7/din1_buf1_reg[31:0]' into 'FM_Synth_fmul_32ndEe_U8/din0_buf1_reg[31:0]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/5baa/hdl/verilog/FM_Synth_fmul_32ndEe.v:54]
DSP Report: Generating DSP FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p, operation Mode is: (C:0x4)+A''*(B:0x1b5).
DSP Report: register ap_reg_pp0_iter154_tmp_28_reg_1817_reg is absorbed into DSP FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: register ap_reg_pp0_iter155_tmp_28_reg_1817_reg is absorbed into DSP FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: operator FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p is absorbed into DSP FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: operator FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/m is absorbed into DSP FM_Synth_mac_mulajbC_U22/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: Generating DSP FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p, operation Mode is: (C:0x4)+A''*(B:0x1b5).
DSP Report: register ap_reg_pp0_iter88_tmp_27_reg_1608_reg is absorbed into DSP FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: register ap_reg_pp0_iter89_tmp_27_reg_1608_reg is absorbed into DSP FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: operator FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p is absorbed into DSP FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p.
DSP Report: operator FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/m is absorbed into DSP FM_Synth_mac_mulajbC_U21/FM_Synth_mac_mulajbC_DSP48_0_U/p.
INFO: [Synth 8-5545] ROM "tmp_43_i_fu_608_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_fu_1670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_14_fu_1539_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_34_fu_699_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_37_fu_709_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_43_i_fu_608_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_fu_1670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_14_fu_1539_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 30 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_53ns_pcA.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_63ns_vdy.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_52s_5rcU.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_44s_4sc4.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_33ns_tde.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_25ns_udo.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/1e4b/hdl/verilog/vibrato_mul_49ns_qcK.v:20]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: register vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff0_reg is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: operator vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/tmp_product is absorbed into DSP vibrato_mul_53ns_pcA_U13/vibrato_mul_53ns_pcA_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: register vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff0_reg is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: operator vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/tmp_product is absorbed into DSP vibrato_mul_63ns_vdy_U22/vibrato_mul_63ns_vdy_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: operator vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/tmp_product is absorbed into DSP vibrato_mul_52s_5rcU_U18/vibrato_mul_52s_5rcU_MulnS_2_U/p_reg.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: operator vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/tmp_product is absorbed into DSP vibrato_mul_44s_4sc4_U19/vibrato_mul_44s_4sc4_MulnS_3_U/p_reg.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: operator vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/tmp_product is absorbed into DSP vibrato_mul_33ns_tde_U20/vibrato_mul_33ns_tde_MulnS_4_U/p_reg.
DSP Report: Generating DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: Generating DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: operator vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/tmp_product is absorbed into DSP vibrato_mul_25ns_udo_U21/vibrato_mul_25ns_udo_MulnS_5_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U15/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U16/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product.
DSP Report: Generating DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
DSP Report: operator vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/tmp_product is absorbed into DSP vibrato_mul_49ns_qcK_U17/vibrato_mul_49ns_qcK_MulnS_1_U/p_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_7_fu_270_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg[3:0]' into 'inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg[3:0]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2441]
INFO: [Synth 8-4471] merging register 'inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg[3:0]' into 'inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg[3:0]' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/f6f0/hdl/axis_switch_v1_1_vl_rfs.v:2441]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-5545] ROM "inst/i2s_regmap/v_addr_hit" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/i2s_regmap/v_addr_hit" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/i2s_regmap/v_state_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/i2s_regmap/v_mem_wait_count_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.sckt_rd_rst_fwft_reg' into 'inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg' [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10884]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16999]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:01 ; elapsed = 00:05:27 . Memory (MB): peak = 2627.012 ; gain = 1433.801 ; free physical = 1165 ; free virtual = 23741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |mitx_petalinux_clk_wiz_0_1_clk_wiz__GC0 |           1|         4|
|2     |FM_Synth_srem_32nhbi                    |           4|      2365|
|3     |FM_Synth_srem_32nibs                    |           4|      6120|
|4     |FM_Synth__GCBM0                         |           2|     19623|
|5     |FM_Synth__GCBM1                         |           2|     10245|
|6     |saw                                     |           4|      8518|
|7     |mitx_petalinux_mixer_0_0                |           1|      6237|
|8     |Generators_imp_PMEZBF__GC0              |           1|      2979|
|9     |mitx_petalinux_vibrato_0_0              |           1|     26252|
|10    |fx2_imp_E1J21P__GB1                     |           1|      6363|
|11    |mitx_petalinux_trem_0_0                 |           1|      5888|
|12    |mitx_petalinux_axi_interconnect_0_1     |           1|     18790|
|13    |fx1_imp_9YE6W4                          |           1|     14003|
|14    |synth_mods_imp_1QCW0MN__GCB2            |           1|      6144|
|15    |synth_mods_imp_1QCW0MN__GCB3            |           1|     24020|
|16    |mitx_petalinux__GC0                     |           1|     17229|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'i2s_block/i2s_tx_fifo/inst/gen_async_clock_and_reset.s_and_m_aresetn_r_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:14 ; elapsed = 00:05:40 . Memory (MB): peak = 2760.090 ; gain = 1566.879 ; free physical = 745 ; free virtual = 23332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:30 ; elapsed = 00:05:57 . Memory (MB): peak = 2842.098 ; gain = 1648.887 ; free physical = 647 ; free virtual = 23240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |mitx_petalinux_clk_wiz_0_1_clk_wiz__GC0 |           1|         4|
|2     |FM_Synth_srem_32nhbi                    |           4|      2365|
|3     |FM_Synth_srem_32nibs                    |           4|      4554|
|4     |FM_Synth__GCBM0                         |           2|     19619|
|5     |FM_Synth__GCBM1                         |           2|     10245|
|6     |saw                                     |           4|      8518|
|7     |mitx_petalinux_mixer_0_0                |           1|      6237|
|8     |Generators_imp_PMEZBF__GC0              |           1|      2979|
|9     |mitx_petalinux_vibrato_0_0              |           1|     26252|
|10    |fx2_imp_E1J21P__GB1                     |           1|      6363|
|11    |mitx_petalinux_trem_0_0                 |           1|      5888|
|12    |mitx_petalinux_axi_interconnect_0_1     |           1|     18790|
|13    |fx1_imp_9YE6W4                          |           1|     14003|
|14    |synth_mods_imp_1QCW0MN__GCB2            |           1|      6144|
|15    |synth_mods_imp_1QCW0MN__GCB3            |           1|     24020|
|16    |mitx_petalinux__GC0                     |           1|     17229|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/insti_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:07 ; elapsed = 00:06:47 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 235 ; free virtual = 22165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |FM_Synth__GCBM0                     |           2|     16805|
|2     |FM_Synth__GCBM1                     |           2|      7566|
|3     |mitx_petalinux_vibrato_0_0          |           1|     14787|
|4     |mitx_petalinux_axi_interconnect_0_1 |           1|     11221|
|5     |fx1_imp_9YE6W4                      |           1|      8555|
|6     |synth_mods_imp_1QCW0MN__GCB3        |           1|     15467|
|7     |mitx_petalinux__GC0                 |           1|      9219|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mitx_petalinux_i/synth_mods/fx2/vibrato_0/inst/buffer_r_U/vibrato_buffer_r_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5778] max_fanout handling on net \inst/ap_condition_2108  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net \inst/ap_condition_2108  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[0] is being inverted and renamed to inst/r_V_1_reg_2225_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[1] is being inverted and renamed to inst/r_V_1_reg_2225_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[2] is being inverted and renamed to inst/r_V_1_reg_2225_reg[2]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[3] is being inverted and renamed to inst/r_V_1_reg_2225_reg[3]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[4] is being inverted and renamed to inst/r_V_1_reg_2225_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[5] is being inverted and renamed to inst/r_V_1_reg_2225_reg[5]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[6] is being inverted and renamed to inst/r_V_1_reg_2225_reg[6]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[7] is being inverted and renamed to inst/r_V_1_reg_2225_reg[7]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[8] is being inverted and renamed to inst/r_V_1_reg_2225_reg[8]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[9] is being inverted and renamed to inst/r_V_1_reg_2225_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst/r_V_1_reg_2225_reg[11] is being inverted and renamed to inst/r_V_1_reg_2225_reg[11]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:27 ; elapsed = 00:07:09 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 534 ; free virtual = 22463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:28 ; elapsed = 00:07:10 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 535 ; free virtual = 22463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:10 ; elapsed = 00:07:58 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 460 ; free virtual = 22381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:11 ; elapsed = 00:08:00 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 460 ; free virtual = 22381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:14 ; elapsed = 00:08:04 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 457 ; free virtual = 22379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:15 ; elapsed = 00:08:05 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 457 ; free virtual = 22379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     3|
|3     |CARRY4      |  3275|
|4     |DSP48E1     |    41|
|5     |DSP48E1_1   |    41|
|6     |DSP48E1_10  |     1|
|7     |DSP48E1_11  |     1|
|8     |DSP48E1_12  |     1|
|9     |DSP48E1_13  |     1|
|10    |DSP48E1_14  |     1|
|11    |DSP48E1_15  |     1|
|12    |DSP48E1_16  |     1|
|13    |DSP48E1_17  |     1|
|14    |DSP48E1_18  |    28|
|15    |DSP48E1_19  |    15|
|16    |DSP48E1_2   |    44|
|17    |DSP48E1_20  |     8|
|18    |DSP48E1_21  |     1|
|19    |DSP48E1_3   |    43|
|20    |DSP48E1_4   |    19|
|21    |DSP48E1_5   |    24|
|22    |DSP48E1_6   |    25|
|23    |DSP48E1_7   |     4|
|24    |DSP48E1_8   |     1|
|25    |DSP48E1_9   |     1|
|26    |LUT1        |  7497|
|27    |LUT2        |  6709|
|28    |LUT3        | 23497|
|29    |LUT4        |  5809|
|30    |LUT5        |  6481|
|31    |LUT6        | 12203|
|32    |MMCME2_ADV  |     1|
|33    |MUXCY       |  8495|
|34    |MUXF7       |   717|
|35    |MUXF8       |   187|
|36    |PS7         |     1|
|37    |RAMB18E1_2  |     1|
|38    |RAMB18E1_3  |     4|
|39    |RAMB18E1_4  |     4|
|40    |RAMB36E1_10 |     2|
|41    |RAMB36E1_11 |     2|
|42    |RAMB36E1_12 |     2|
|43    |RAMB36E1_13 |     2|
|44    |RAMB36E1_14 |     2|
|45    |RAMB36E1_15 |     2|
|46    |RAMB36E1_16 |     2|
|47    |RAMB36E1_17 |     2|
|48    |RAMB36E1_18 |     8|
|49    |RAMB36E1_9  |    32|
|50    |SRL16       |     1|
|51    |SRL16E      |   809|
|52    |SRLC32E     |  1828|
|53    |XORCY       |  6496|
|54    |FDCE        |   214|
|55    |FDE         |   317|
|56    |FDPE        |    21|
|57    |FDR         |    40|
|58    |FDRE        | 53228|
|59    |FDSE        |   748|
|60    |IBUF        |     9|
|61    |IBUFDS      |     1|
|62    |OBUF        |    12|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:15 ; elapsed = 00:08:05 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 457 ; free virtual = 22379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3715 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:12 ; elapsed = 00:07:12 . Memory (MB): peak = 2872.609 ; gain = 838.992 ; free physical = 3901 ; free virtual = 25823
Synthesis Optimization Complete : Time (s): cpu = 00:07:15 ; elapsed = 00:08:07 . Memory (MB): peak = 2872.609 ; gain = 1679.398 ; free physical = 3924 ; free virtual = 25823
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2768 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2410 instances
  FDE => FDRE: 317 instances
  FDR => FDRE: 40 instances
  SRL16 => SRL16E: 1 instances

2163 Infos, 545 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:02 ; elapsed = 00:08:53 . Memory (MB): peak = 2884.695 ; gain = 1716.230 ; free physical = 4110 ; free virtual = 26011
INFO: [Common 17-1381] The checkpoint '/root/repo/shs/ECE1373_GhostSynth/MITXZ7100_2017/mitx_petalinux.runs/synth_1/mitx_petalinux_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2908.707 ; gain = 24.012 ; free physical = 4084 ; free virtual = 26011
report_utilization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2908.707 ; gain = 0.000 ; free physical = 4083 ; free virtual = 26010
INFO: [Common 17-206] Exiting Vivado at Thu May  2 15:27:11 2019...
