#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 29 10:30:41 2022
# Process ID: 14224
# Current directory: C:/Xilinx_clase/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12796 C:\Xilinx_clase\Lab1\Lab1.xpr
# Log file: C:/Xilinx_clase/Lab1/vivado.log
# Journal file: C:/Xilinx_clase/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx_clase/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd] -no_script -reset -force -quiet
remove_files  C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd w ]
add_files C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Arrebote [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_msg_config -suppress -id {Synth 8-27} -string {{ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd:27]} } 
set_msg_config -suppress -id {Synth 8-285} -string {{ERROR: [Synth 8-285] failed synthesizing module 'Antirrebote_v2' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd:10]} } 
set_msg_config -suppress -id {Vivado_Tcl 4-5} -string {{ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details} } 
set_msg_config -suppress -id {Synth 8-3522} -string {{ERROR: [Synth 8-3522] signal 'copia_input' is already used in the current clocking condition [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd:22]} } 
set_msg_config -suppress -id {Synth 8-614} -string {{WARNING: [Synth 8-614] signal 'copia_input' is read in the process but is not in the sensitivity list [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd:14]} } 
set_msg_config -suppress -id {Synth 8-27} -string {{ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Antirrebote_v2.vhd:31]} } 
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
set_msg_config -suppress -id {Synth 8-285} -string {{ERROR: [Synth 8-285] failed synthesizing module 'Arrebote' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd:10]} } 
set_msg_config -suppress -id {Synth 8-26} -string {{ERROR: [Synth 8-26] attribute 'event not implemented [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd:29]} } 
set_msg_config -suppress -id {Synth 8-27} -string {{ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd:30]} } 
refresh_design
refresh_design
set_msg_config -suppress -id {Synth 8-26} -string {{ERROR: [Synth 8-26] attribute 'event not implemented [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd:20]} } 
