$date
	Sat Oct 22 20:32:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#762096
b11010 !
1"
#762098
b11010 &
b11010 %
1$
#762099
0"
#762102
b1101 &
b1101 %
#762106
b101000 &
b101000 %
#762110
b10100 &
b10100 %
#762114
b1010 &
b1010 %
#762118
b101 &
b101 %
#762122
b10000 &
b10000 %
#762126
b1000 &
b1000 %
#762130
b100 &
b100 %
#762134
b10 &
b10 %
#762138
b1 &
b1 %
1#
#762142
b0 &
0#
b0 %
0$
#1723459
b1000 !
1"
#1723462
b1000 &
b1000 %
1$
#1723463
0"
#1723466
b100 &
b100 %
#1723470
b10 &
b10 %
#1723474
b1 &
b1 %
1#
#1723478
b0 &
0#
b0 %
0$
#2715695
b1 !
1"
#2715698
b1 &
b1 %
1$
#2715699
0"
#2715702
1#
#2715706
b0 &
b0 %
0#
0$
#4500012
