-- VHDL for IBM SMS ALD page 13.66.10.1
-- Title: F CH INPUT GATE CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/9/2020 1:42:11 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_10_1_F_CH_INPUT_GATE_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_ASSEMBLY_TO_F_CH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		MS_FILE_TO_F_CH:	 out STD_LOGIC;
		PS_ASSEMBLY_TO_F_CH:	 out STD_LOGIC;
		MS_TAPE_TO_F_CH:	 out STD_LOGIC);
end ALD_13_66_10_1_F_CH_INPUT_GATE_CONTROL;

architecture behavioral of ALD_13_66_10_1_F_CH_INPUT_GATE_CONTROL is 

	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_B: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_3A_C <= NOT PS_F_CH_SELECT_UNIT_F;
	OUT_3B_B <= NOT PS_F_CH_INPUT_MODE;
	OUT_4E_P <= NOT(PS_F_CH_OUTPUT_MODE AND MS_CONTROL_REG_DISABLE );
	OUT_3E_D <= NOT OUT_4E_P;
	OUT_3F_R <= NOT PS_F_CH_INPUT_MODE;
	OUT_3G_B <= NOT PS_F_CH_SELECT_TAPE;
	OUT_DOT_1A <= OUT_3A_C OR OUT_3B_B;
	OUT_DOT_1E <= OUT_3E_D OR PS_ASSEMBLY_TO_F_CH_STAR_1414_STAR;
	OUT_DOT_1F <= OUT_3F_R OR OUT_3G_B;

	MS_FILE_TO_F_CH <= OUT_DOT_1A;
	PS_ASSEMBLY_TO_F_CH <= OUT_DOT_1E;
	MS_TAPE_TO_F_CH <= OUT_DOT_1F;


end;
