// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CAT_I_I_I_O_HH_
#define _CAT_I_I_I_O_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct CAT_I_I_I_O : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > x0_digits_data_V_address0;
    sc_out< sc_logic > x0_digits_data_V_ce0;
    sc_in< sc_lv<64> > x0_digits_data_V_q0;
    sc_in< sc_lv<7> > x1_tmp_bits_read;
    sc_out< sc_lv<6> > x1_digits_data_V_address0;
    sc_out< sc_logic > x1_digits_data_V_ce0;
    sc_in< sc_lv<64> > x1_digits_data_V_q0;
    sc_out< sc_lv<6> > x2_digits_data_V_address0;
    sc_out< sc_logic > x2_digits_data_V_ce0;
    sc_in< sc_lv<64> > x2_digits_data_V_q0;
    sc_out< sc_lv<7> > w_digits_data_V_address0;
    sc_out< sc_logic > w_digits_data_V_ce0;
    sc_out< sc_logic > w_digits_data_V_we0;
    sc_out< sc_lv<64> > w_digits_data_V_d0;
    sc_in< sc_lv<64> > w_digits_data_V_q0;
    sc_out< sc_lv<7> > w_digits_data_V_address1;
    sc_out< sc_logic > w_digits_data_V_ce1;
    sc_out< sc_logic > w_digits_data_V_we1;
    sc_out< sc_lv<64> > w_digits_data_V_d1;
    sc_in< sc_lv<64> > w_digits_data_V_q1;


    // Module declarations
    CAT_I_I_I_O(sc_module_name name);
    SC_HAS_PROCESS(CAT_I_I_I_O);

    ~CAT_I_I_I_O();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_0136_0_reg_178;
    sc_signal< sc_lv<7> > j1_0_reg_190;
    sc_signal< sc_lv<7> > i2_0_reg_201;
    sc_signal< sc_lv<2> > p_0136_2_reg_212;
    sc_signal< sc_lv<8> > j1_1_reg_224;
    sc_signal< sc_lv<7> > i3_0_reg_235;
    sc_signal< sc_lv<64> > reg_246;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln169_reg_506;
    sc_signal< sc_lv<64> > reg_246_pp0_iter2_reg;
    sc_signal< sc_lv<64> > reg_246_pp1_iter2_reg;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln185_reg_567;
    sc_signal< sc_lv<32> > sext_ln158_fu_251_p1;
    sc_signal< sc_lv<32> > sext_ln158_reg_469;
    sc_signal< sc_lv<8> > j_fu_266_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln162_fu_255_p2;
    sc_signal< sc_lv<1> > icmp_ln164_fu_272_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > i_fu_278_p2;
    sc_signal< sc_lv<7> > i_reg_486;
    sc_signal< sc_lv<64> > zext_ln164_fu_284_p1;
    sc_signal< sc_lv<64> > zext_ln164_reg_491;
    sc_signal< sc_lv<64> > x0_digits_data_V_loa_reg_501;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln169_fu_289_p2;
    sc_signal< sc_lv<1> > icmp_ln169_reg_506_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln169_reg_506_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln169_reg_506_pp0_iter3_reg;
    sc_signal< sc_lv<7> > i_30_fu_295_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_7_reg_520;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_7_reg_520_pp0_iter1_reg;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_7_reg_520_pp0_iter2_reg;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_7_reg_520_pp0_iter3_reg;
    sc_signal< sc_lv<7> > j_10_fu_311_p2;
    sc_signal< sc_lv<64> > x1_digits_data_V_loa_reg_531;
    sc_signal< sc_lv<64> > x1_digits_data_V_loa_reg_531_pp0_iter2_reg;
    sc_signal< sc_lv<65> > add_ln700_fu_324_p2;
    sc_signal< sc_lv<65> > add_ln700_reg_537;
    sc_signal< sc_lv<64> > add_ln209_6_fu_353_p2;
    sc_signal< sc_lv<64> > add_ln209_6_reg_542;
    sc_signal< sc_lv<2> > trunc_ln_reg_547;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_6_reg_552;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<33> > add_ln209_fu_375_p2;
    sc_signal< sc_lv<33> > add_ln209_reg_557;
    sc_signal< sc_lv<64> > add_ln209_1_fu_384_p2;
    sc_signal< sc_lv<64> > add_ln209_1_reg_562;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln185_fu_390_p2;
    sc_signal< sc_lv<1> > icmp_ln185_reg_567_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_567_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_567_pp1_iter3_reg;
    sc_signal< sc_lv<7> > i_31_fu_396_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_8_reg_581;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_8_reg_581_pp1_iter1_reg;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_8_reg_581_pp1_iter2_reg;
    sc_signal< sc_lv<7> > w_digits_data_V_addr_8_reg_581_pp1_iter3_reg;
    sc_signal< sc_lv<8> > j_11_fu_412_p2;
    sc_signal< sc_lv<64> > x2_digits_data_V_loa_reg_592;
    sc_signal< sc_lv<64> > x2_digits_data_V_loa_reg_592_pp1_iter2_reg;
    sc_signal< sc_lv<65> > add_ln700_30_fu_425_p2;
    sc_signal< sc_lv<65> > add_ln700_30_reg_598;
    sc_signal< sc_lv<64> > add_ln209_7_fu_454_p2;
    sc_signal< sc_lv<64> > add_ln209_7_reg_603;
    sc_signal< sc_lv<2> > trunc_ln858_s_reg_608;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<8> > j_0_reg_156;
    sc_signal< sc_lv<7> > i_0_reg_167;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > ap_phi_mux_p_0136_0_phi_fu_182_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_p_0136_2_phi_fu_216_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln162_fu_261_p1;
    sc_signal< sc_lv<64> > zext_ln174_fu_301_p1;
    sc_signal< sc_lv<64> > zext_ln175_fu_306_p1;
    sc_signal< sc_lv<64> > zext_ln190_fu_402_p1;
    sc_signal< sc_lv<64> > zext_ln191_fu_407_p1;
    sc_signal< sc_lv<65> > zext_ln175_1_fu_317_p1;
    sc_signal< sc_lv<65> > zext_ln700_fu_320_p1;
    sc_signal< sc_lv<66> > zext_ln700_37_fu_338_p1;
    sc_signal< sc_lv<66> > zext_ln169_fu_330_p1;
    sc_signal< sc_lv<64> > zext_ln700_36_fu_334_p1;
    sc_signal< sc_lv<64> > add_ln209_18_fu_347_p2;
    sc_signal< sc_lv<66> > tmp_V_fu_341_p2;
    sc_signal< sc_lv<33> > zext_ln1468_fu_368_p1;
    sc_signal< sc_lv<33> > zext_ln209_fu_372_p1;
    sc_signal< sc_lv<64> > zext_ln209_4_fu_381_p1;
    sc_signal< sc_lv<65> > zext_ln191_1_fu_418_p1;
    sc_signal< sc_lv<65> > zext_ln700_38_fu_421_p1;
    sc_signal< sc_lv<66> > zext_ln700_40_fu_439_p1;
    sc_signal< sc_lv<66> > zext_ln185_fu_431_p1;
    sc_signal< sc_lv<64> > zext_ln700_39_fu_435_p1;
    sc_signal< sc_lv<64> > add_ln209_19_fu_448_p2;
    sc_signal< sc_lv<66> > tmp_V_17_fu_442_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const sc_lv<12> ap_ST_fsm_state14;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_40;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<64> ap_const_lv64_60;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_B;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln209_18_fu_347_p2();
    void thread_add_ln209_19_fu_448_p2();
    void thread_add_ln209_1_fu_384_p2();
    void thread_add_ln209_6_fu_353_p2();
    void thread_add_ln209_7_fu_454_p2();
    void thread_add_ln209_fu_375_p2();
    void thread_add_ln700_30_fu_425_p2();
    void thread_add_ln700_fu_324_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state15_pp1_stage0_iter0();
    void thread_ap_block_state16_pp1_stage0_iter1();
    void thread_ap_block_state17_pp1_stage0_iter2();
    void thread_ap_block_state18_pp1_stage0_iter3();
    void thread_ap_block_state19_pp1_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_p_0136_0_phi_fu_182_p4();
    void thread_ap_phi_mux_p_0136_2_phi_fu_216_p4();
    void thread_ap_ready();
    void thread_i_30_fu_295_p2();
    void thread_i_31_fu_396_p2();
    void thread_i_fu_278_p2();
    void thread_icmp_ln162_fu_255_p2();
    void thread_icmp_ln164_fu_272_p2();
    void thread_icmp_ln169_fu_289_p2();
    void thread_icmp_ln185_fu_390_p2();
    void thread_j_10_fu_311_p2();
    void thread_j_11_fu_412_p2();
    void thread_j_fu_266_p2();
    void thread_sext_ln158_fu_251_p1();
    void thread_tmp_V_17_fu_442_p2();
    void thread_tmp_V_fu_341_p2();
    void thread_w_digits_data_V_addr_6_reg_552();
    void thread_w_digits_data_V_address0();
    void thread_w_digits_data_V_address1();
    void thread_w_digits_data_V_ce0();
    void thread_w_digits_data_V_ce1();
    void thread_w_digits_data_V_d0();
    void thread_w_digits_data_V_d1();
    void thread_w_digits_data_V_we0();
    void thread_w_digits_data_V_we1();
    void thread_x0_digits_data_V_address0();
    void thread_x0_digits_data_V_ce0();
    void thread_x1_digits_data_V_address0();
    void thread_x1_digits_data_V_ce0();
    void thread_x2_digits_data_V_address0();
    void thread_x2_digits_data_V_ce0();
    void thread_zext_ln1468_fu_368_p1();
    void thread_zext_ln162_fu_261_p1();
    void thread_zext_ln164_fu_284_p1();
    void thread_zext_ln169_fu_330_p1();
    void thread_zext_ln174_fu_301_p1();
    void thread_zext_ln175_1_fu_317_p1();
    void thread_zext_ln175_fu_306_p1();
    void thread_zext_ln185_fu_431_p1();
    void thread_zext_ln190_fu_402_p1();
    void thread_zext_ln191_1_fu_418_p1();
    void thread_zext_ln191_fu_407_p1();
    void thread_zext_ln209_4_fu_381_p1();
    void thread_zext_ln209_fu_372_p1();
    void thread_zext_ln700_36_fu_334_p1();
    void thread_zext_ln700_37_fu_338_p1();
    void thread_zext_ln700_38_fu_421_p1();
    void thread_zext_ln700_39_fu_435_p1();
    void thread_zext_ln700_40_fu_439_p1();
    void thread_zext_ln700_fu_320_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
