// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/10/2025 11:09:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_fpga_single_bus (
	clk,
	rstn,
	master_select_sw,
	mode_sw,
	device_addr_sw,
	slave_mem_addr_sw,
	m_write_data_sw,
	s_mem_1,
	m_read_data,
	start,
	test_led);
input 	clk;
input 	rstn;
input 	master_select_sw;
input 	mode_sw;
input 	[1:0] device_addr_sw;
input 	[5:0] slave_mem_addr_sw;
input 	[7:0] m_write_data_sw;
output 	[7:0] s_mem_1;
output 	[7:0] m_read_data;
input 	start;
output 	[1:0] test_led;

// Design Ports Information
// s_mem_1[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_mem_1[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_data[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test_led[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test_led[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_select_sw	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_sw	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_addr_sw[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_addr_sw[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_mem_addr_sw[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_data_sw[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \s_mem_1[0]~output_o ;
wire \s_mem_1[1]~output_o ;
wire \s_mem_1[2]~output_o ;
wire \s_mem_1[3]~output_o ;
wire \s_mem_1[4]~output_o ;
wire \s_mem_1[5]~output_o ;
wire \s_mem_1[6]~output_o ;
wire \s_mem_1[7]~output_o ;
wire \m_read_data[0]~output_o ;
wire \m_read_data[1]~output_o ;
wire \m_read_data[2]~output_o ;
wire \m_read_data[3]~output_o ;
wire \m_read_data[4]~output_o ;
wire \m_read_data[5]~output_o ;
wire \m_read_data[6]~output_o ;
wire \m_read_data[7]~output_o ;
wire \test_led[0]~output_o ;
wire \test_led[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \slave1|u_if|counter[0]~8_combout ;
wire \rstn~input_o ;
wire \master1_inst|counter[0]~11_combout ;
wire \master1_inst|counter[3]~18 ;
wire \master1_inst|counter[4]~19_combout ;
wire \start~input_o ;
wire \start_sync~0_combout ;
wire \start_sync~q ;
wire \master_select_sw~input_o ;
wire \start_prev~0_combout ;
wire \start_prev~q ;
wire \m1_wvalid~0_combout ;
wire \m1_wvalid~q ;
wire \master1_inst|state~21_combout ;
wire \master1_inst|Equal0~2_combout ;
wire \master1_inst|Equal0~3_combout ;
wire \master1_inst|Selector25~0_combout ;
wire \master1_inst|Selector25~1_combout ;
wire \master1_inst|state.READ_HOLD~q ;
wire \master1_inst|Selector18~0_combout ;
wire \master1_inst|state~22_combout ;
wire \master1_inst|state.IDLE~q ;
wire \bus_inst|arbiter_inst|split_owner~12_combout ;
wire \bus_inst|arbiter_inst|split_owner.SM1~q ;
wire \bus_inst|arbiter_inst|split_owner~6_combout ;
wire \bus_inst|arbiter_inst|split_owner~7_combout ;
wire \bus_inst|arbiter_inst|split_owner~9_combout ;
wire \bus_inst|arbiter_inst|split_owner~10_combout ;
wire \bus_inst|arbiter_inst|split_owner.NONE~q ;
wire \bus_inst|arbiter_inst|Selector1~1_combout ;
wire \bus_inst|arbiter_inst|Selector1~2_combout ;
wire \bus_inst|arbiter_inst|bgrant1~q ;
wire \master1_inst|Selector19~0_combout ;
wire \master1_inst|state.REQ~q ;
wire \master1_inst|Selector0~0_combout ;
wire \master1_inst|mbreq~q ;
wire \slave3|u_if|sready~0_combout ;
wire \slave3|u_if|sready~q ;
wire \slave1|u_if|sready~0_combout ;
wire \slave1|u_if|sready~q ;
wire \bus_inst|addr_decoder|slave_split_addr~0_combout ;
wire \bus_inst|addr_decoder|split_pending~0_combout ;
wire \bus_inst|addr_decoder|slave_split_addr~3_combout ;
wire \bus_inst|addr_decoder|Selector4~0_combout ;
wire \bus_inst|addr_decoder|counter~2_combout ;
wire \bus_inst|addr_decoder|counter~6_combout ;
wire \bus_inst|addr_decoder|Selector14~0_combout ;
wire \bus_inst|addr_decoder|Selector13~0_combout ;
wire \bus_inst|addr_decoder|state.S_CONNECT~q ;
wire \bus_inst|arbiter_inst|always0~4_combout ;
wire \master2_inst|counter[0]~8_combout ;
wire \master2_inst|counter[3]~15 ;
wire \master2_inst|counter[4]~16_combout ;
wire \master1_inst|counter[1]~10_combout ;
wire \master2_inst|Equal0~2_combout ;
wire \bus_inst|arbiter_inst|bgrant2~q ;
wire \m2_wvalid~0_combout ;
wire \m2_wvalid~q ;
wire \master2_inst|Selector19~0_combout ;
wire \master2_inst|state.REQ~q ;
wire \master2_inst|Selector20~0_combout ;
wire \master2_inst|Equal0~4_combout ;
wire \master2_inst|Selector20~1_combout ;
wire \master2_inst|state.SLAVE_ADDR~q ;
wire \master2_inst|counter[3]~23_combout ;
wire \master2_inst|counter[3]~24_combout ;
wire \mode_sw~input_o ;
wire \m2_wen~0_combout ;
wire \m2_addr[2]~0_combout ;
wire \m2_wen~q ;
wire \master2_inst|mode~0_combout ;
wire \master2_inst|wdata[2]~0_combout ;
wire \master2_inst|mode~q ;
wire \bus_inst|arbiter_inst|msplit2~0_combout ;
wire \bus_inst|arbiter_inst|msplit2~q ;
wire \master2_inst|Selector22~0_combout ;
wire \master2_inst|Equal0~3_combout ;
wire \master2_inst|Selector26~3_combout ;
wire \master2_inst|Selector21~0_combout ;
wire \master2_inst|state.ADDR~q ;
wire \master2_inst|Selector23~0_combout ;
wire \master2_inst|Selector22~1_combout ;
wire \master2_inst|state.RDATA~q ;
wire \master2_inst|Selector24~0_combout ;
wire \master2_inst|state.SPLIT~q ;
wire \master2_inst|counter[3]~25_combout ;
wire \master2_inst|counter[3]~26_combout ;
wire \bus_inst|addr_decoder|slave_split_addr~2_combout ;
wire \bus_inst|addr_decoder|ssel~1_combout ;
wire \bus_inst|addr_decoder|ssel~5_combout ;
wire \bus_inst|addr_decoder|ssel[1]~3_combout ;
wire \bus_inst|addr_decoder|ssel[1]~4_combout ;
wire \slave3|u_if|Add1~0_combout ;
wire \slave3|u_if|Selector21~0_combout ;
wire \slave3|u_if|Selector25~2_combout ;
wire \slave3|u_if|counter[0]~10_combout ;
wire \slave3|u_if|Equal0~1_combout ;
wire \slave3|u_if|Equal0~2_combout ;
wire \slave3|u_if|Selector72~0_combout ;
wire \slave3|u_if|state.ADDR~q ;
wire \slave3|u_if|Equal2~0_combout ;
wire \slave3|u_if|counter[4]~13_combout ;
wire \slave3|u_if|counter[4]~31_combout ;
wire \slave3|u_if|counter[4]~14_combout ;
wire \slave3|u_if|state~19_combout ;
wire \slave3|u_if|state.WDATA_MEM~q ;
wire \slave3|u_if|mem_addr~0_combout ;
wire \slave3|u_if|counter[4]~15_combout ;
wire \slave3|u_if|counter[4]~16_combout ;
wire \slave3|u_if|counter[0]~11 ;
wire \slave3|u_if|counter[1]~17_combout ;
wire \slave3|u_if|counter[1]~18 ;
wire \slave3|u_if|counter[2]~19_combout ;
wire \slave3|u_if|counter[2]~20 ;
wire \slave3|u_if|counter[3]~21_combout ;
wire \slave3|u_if|counter[3]~22 ;
wire \slave3|u_if|counter[4]~23_combout ;
wire \slave3|u_if|counter[4]~24 ;
wire \slave3|u_if|counter[5]~25_combout ;
wire \slave3|u_if|counter[5]~26 ;
wire \slave3|u_if|counter[6]~27_combout ;
wire \slave3|u_if|counter[6]~28 ;
wire \slave3|u_if|counter[7]~29_combout ;
wire \slave3|u_if|Equal0~0_combout ;
wire \slave3|u_if|Equal2~1_combout ;
wire \m1_addr[4]~0_combout ;
wire \m1_wen~q ;
wire \master1_inst|mode~0_combout ;
wire \master1_inst|wdata[1]~0_combout ;
wire \master1_inst|mode~q ;
wire \slave3|u_if|mode~0_combout ;
wire \slave3|u_if|counter[4]~12_combout ;
wire \slave3|u_if|mode~q ;
wire \slave3|u_if|Selector74~0_combout ;
wire \slave3|u_if|Selector74~1_combout ;
wire \slave3|u_if|state.WDATA~q ;
wire \slave3|u_if|WideOr1~combout ;
wire \slave3|u_if|Selector21~1_combout ;
wire \slave3|u_if|mem_ren~q ;
wire \slave3|u_if|Selector20~0_combout ;
wire \slave3|u_if|mem_wen~q ;
wire \slave3|u_mem|always0~1_combout ;
wire \slave3|u_mem|rvalid~feeder_combout ;
wire \slave3|u_mem|rvalid~q ;
wire \slave3|u_if|Selector70~0_combout ;
wire \slave3|u_if|Selector70~1_combout ;
wire \slave3|u_if|Selector70~2_combout ;
wire \slave3|u_if|read_done~q ;
wire \slave3|u_if|Selector41~2_combout ;
wire \slave3|u_if|Selector41~3_combout ;
wire \slave3|u_if|Add1~1 ;
wire \slave3|u_if|Add1~2_combout ;
wire \slave3|u_if|Selector40~0_combout ;
wire \slave3|u_if|Selector40~2_combout ;
wire \slave3|u_if|Add1~3 ;
wire \slave3|u_if|Add1~4_combout ;
wire \slave3|u_if|Selector25~3_combout ;
wire \slave3|u_if|Selector39~0_combout ;
wire \slave3|u_if|Add1~5 ;
wire \slave3|u_if|Add1~6_combout ;
wire \slave3|u_if|Selector38~2_combout ;
wire \slave3|u_if|Equal1~0_combout ;
wire \slave3|u_if|Equal1~2_combout ;
wire \slave3|u_if|Selector40~1_combout ;
wire \slave3|u_if|Selector37~0_combout ;
wire \slave3|u_if|Add1~7 ;
wire \slave3|u_if|Add1~8_combout ;
wire \slave3|u_if|Selector37~1_combout ;
wire \slave3|u_if|Add1~9 ;
wire \slave3|u_if|Add1~10_combout ;
wire \slave3|u_if|Selector36~2_combout ;
wire \slave3|u_if|Add1~11 ;
wire \slave3|u_if|Add1~12_combout ;
wire \slave3|u_if|Selector35~2_combout ;
wire \slave3|u_if|Add1~13 ;
wire \slave3|u_if|Add1~14_combout ;
wire \slave3|u_if|Selector34~2_combout ;
wire \slave3|u_if|Equal1~1_combout ;
wire \slave3|u_if|Selector75~0_combout ;
wire \slave3|u_if|Selector73~0_combout ;
wire \slave3|u_if|Selector73~1_combout ;
wire \slave3|u_if|state.RDATA~q ;
wire \slave3|u_if|Selector75~1_combout ;
wire \slave3|u_if|state.RDATA_BUS~q ;
wire \slave3|u_if|Selector24~0_combout ;
wire \slave3|u_if|brvalid~q ;
wire \slave2|u_if|Selector24~0_combout ;
wire \slave2|u_if|brvalid~q ;
wire \slave1|u_if|mode~0_combout ;
wire \slave1|u_if|counter[0]~10_combout ;
wire \slave1|u_if|mode~q ;
wire \slave1|u_if|counter[3]~20 ;
wire \slave1|u_if|counter[4]~21_combout ;
wire \slave1|u_if|counter[0]~13_combout ;
wire \slave1|u_if|state~19_combout ;
wire \slave1|u_if|state.WDATA_MEM~q ;
wire \slave1|u_if|mem_addr~0_combout ;
wire \slave1|u_if|counter[0]~14_combout ;
wire \slave1|u_if|counter[4]~22 ;
wire \slave1|u_if|counter[5]~23_combout ;
wire \slave1|u_if|counter[5]~24 ;
wire \slave1|u_if|counter[6]~25_combout ;
wire \slave1|u_if|counter[6]~26 ;
wire \slave1|u_if|counter[7]~27_combout ;
wire \slave1|u_if|Equal0~0_combout ;
wire \slave1|u_if|Equal0~1_combout ;
wire \slave1|u_if|Equal0~2_combout ;
wire \slave1|u_if|Selector62~0_combout ;
wire \slave1|u_if|state.ADDR~q ;
wire \slave1|u_if|Selector64~0_combout ;
wire \slave1|u_if|Selector64~1_combout ;
wire \slave1|u_if|state.WDATA~q ;
wire \slave1|u_if|WideOr1~combout ;
wire \slave1|u_if|Selector21~0_combout ;
wire \slave1|u_if|mem_ren~q ;
wire \slave1|u_if|Selector20~0_combout ;
wire \slave1|u_if|mem_wen~q ;
wire \slave1|u_mem|always0~1_combout ;
wire \slave1|u_mem|rvalid~q ;
wire \slave1|u_if|Selector63~0_combout ;
wire \slave1|u_if|Selector63~1_combout ;
wire \slave1|u_if|state.RDATA~q ;
wire \slave1|u_if|Selector65~3_combout ;
wire \slave1|u_if|state.RDATA_BUS~q ;
wire \slave1|u_if|Selector24~0_combout ;
wire \slave1|u_if|brvalid~q ;
wire \bus_inst|addr_decoder|ssel~2_combout ;
wire \bus_inst|rctrl_mux|Mux0~0_combout ;
wire \bus_inst|rctrl_mux|Mux0~1_combout ;
wire \master2_inst|counter[3]~27_combout ;
wire \master2_inst|Selector23~1_combout ;
wire \master2_inst|state.WDATA~q ;
wire \master2_inst|counter[3]~28_combout ;
wire \master2_inst|counter[3]~29_combout ;
wire \master2_inst|counter[3]~30_combout ;
wire \master2_inst|counter[4]~17 ;
wire \master2_inst|counter[5]~31_combout ;
wire \master2_inst|counter[5]~32 ;
wire \master2_inst|counter[6]~33_combout ;
wire \master2_inst|counter[6]~34 ;
wire \master2_inst|counter[7]~35_combout ;
wire \master2_inst|Decoder0~0_combout ;
wire \master2_inst|counter[3]~19_combout ;
wire \master2_inst|counter[3]~18_combout ;
wire \master2_inst|Selector25~0_combout ;
wire \master2_inst|Selector25~1_combout ;
wire \master2_inst|state.READ_HOLD~q ;
wire \master2_inst|counter[3]~20_combout ;
wire \master2_inst|counter[3]~21_combout ;
wire \master2_inst|counter[3]~22_combout ;
wire \master2_inst|counter[0]~9 ;
wire \master2_inst|counter[1]~10_combout ;
wire \master2_inst|counter[1]~11 ;
wire \master2_inst|counter[2]~12_combout ;
wire \master2_inst|counter[2]~13 ;
wire \master2_inst|counter[3]~14_combout ;
wire \master2_inst|Equal2~0_combout ;
wire \master2_inst|Selector18~0_combout ;
wire \master2_inst|state~21_combout ;
wire \master2_inst|state~22_combout ;
wire \master2_inst|state.IDLE~q ;
wire \master2_inst|Selector0~0_combout ;
wire \master2_inst|mbreq~q ;
wire \bus_inst|arbiter_inst|Selector7~0_combout ;
wire \bus_inst|arbiter_inst|Selector7~1_combout ;
wire \bus_inst|arbiter_inst|msel~q ;
wire \master2_inst|Selector26~0_combout ;
wire \master2_inst|Selector26~1_combout ;
wire \master2_inst|Selector26~2_combout ;
wire \master2_inst|bwvalid~q ;
wire \bus_inst|addr_decoder|Selector11~0_combout ;
wire \bus_inst|addr_decoder|counter[0]~3_combout ;
wire \bus_inst|addr_decoder|Add0~0_combout ;
wire \bus_inst|addr_decoder|counter~7_combout ;
wire \bus_inst|addr_decoder|counter~4_combout ;
wire \bus_inst|addr_decoder|Equal0~0_combout ;
wire \bus_inst|addr_decoder|Selector12~0_combout ;
wire \bus_inst|addr_decoder|Selector12~1_combout ;
wire \bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ;
wire \bus_inst|addr_decoder|counter~5_combout ;
wire \bus_inst|addr_decoder|slave_addr~0_combout ;
wire \bus_inst|addr_decoder|slave_addr~2_combout ;
wire \bus_inst|addr_decoder|Selector4~1_combout ;
wire \bus_inst|addr_decoder|slave_addr~1_combout ;
wire \bus_inst|addr_decoder|slave_split_addr~4_combout ;
wire \bus_inst|addr_decoder|Selector3~0_combout ;
wire \bus_inst|addr_decoder|Selector3~1_combout ;
wire \bus_inst|addr_decoder|always1~0_combout ;
wire \bus_inst|addr_decoder|Mux0~0_combout ;
wire \bus_inst|addr_decoder|always1~1_combout ;
wire \bus_inst|addr_decoder|Selector0~0_combout ;
wire \bus_inst|addr_decoder|Selector0~1_combout ;
wire \bus_inst|addr_decoder|ack~q ;
wire \master1_inst|Selector20~0_combout ;
wire \master1_inst|Selector20~1_combout ;
wire \master1_inst|state.SLAVE_ADDR~q ;
wire \master1_inst|Selector26~3_combout ;
wire \master1_inst|Selector21~0_combout ;
wire \master1_inst|state.ADDR~q ;
wire \master1_inst|Selector26~1_combout ;
wire \master1_inst|Selector26~0_combout ;
wire \master1_inst|Selector26~2_combout ;
wire \master1_inst|bwvalid~q ;
wire \bus_inst|mctrl_mux|dout[0]~0_combout ;
wire \bus_inst|addr_decoder|Selector14~1_combout ;
wire \bus_inst|addr_decoder|Selector15~0_combout ;
wire \bus_inst|addr_decoder|split_pending~q ;
wire \bus_inst|addr_decoder|slave_split_addr[0]~1_combout ;
wire \bus_inst|addr_decoder|state~8_combout ;
wire \bus_inst|addr_decoder|state~9_combout ;
wire \bus_inst|addr_decoder|state~10_combout ;
wire \bus_inst|addr_decoder|state~11_combout ;
wire \bus_inst|addr_decoder|Selector14~2_combout ;
wire \bus_inst|addr_decoder|Selector14~3_combout ;
wire \bus_inst|addr_decoder|state.WAIT_TXN~q ;
wire \bus_inst|addr_decoder|mvalid[2]~0_combout ;
wire \bus_inst|addr_decoder|mvalid[1]~2_combout ;
wire \slave2|u_if|counter[0]~8_combout ;
wire \slave2|u_if|Equal0~1_combout ;
wire \slave2|u_if|counter[3]~21 ;
wire \slave2|u_if|counter[4]~22_combout ;
wire \slave2|u_if|mode~0_combout ;
wire \slave2|u_if|counter[7]~10_combout ;
wire \slave2|u_if|mode~q ;
wire \slave2|u_if|Selector64~0_combout ;
wire \slave2|u_if|addr~0_combout ;
wire \slave2|u_if|Equal1~0_combout ;
wire \slave2|u_if|Selector64~1_combout ;
wire \slave2|u_if|state.WDATA~q ;
wire \slave2|u_if|counter[7]~14_combout ;
wire \slave2|u_if|state~19_combout ;
wire \slave2|u_if|state.WDATA_MEM~q ;
wire \slave2|u_if|mem_addr~0_combout ;
wire \slave2|u_if|counter[7]~15_combout ;
wire \slave2|u_if|counter[4]~23 ;
wire \slave2|u_if|counter[5]~24_combout ;
wire \slave2|u_if|counter[5]~25 ;
wire \slave2|u_if|counter[6]~26_combout ;
wire \slave2|u_if|counter[6]~27 ;
wire \slave2|u_if|counter[7]~28_combout ;
wire \slave2|u_if|Equal0~0_combout ;
wire \slave2|u_if|counter[7]~11_combout ;
wire \slave2|u_if|counter[7]~12_combout ;
wire \slave2|u_if|counter[7]~13_combout ;
wire \slave2|u_if|counter[0]~9 ;
wire \slave2|u_if|counter[1]~16_combout ;
wire \slave2|u_if|counter[1]~17 ;
wire \slave2|u_if|counter[2]~18_combout ;
wire \slave2|u_if|counter[2]~19 ;
wire \slave2|u_if|counter[3]~20_combout ;
wire \slave2|u_if|Equal0~2_combout ;
wire \slave2|u_if|Selector62~0_combout ;
wire \slave2|u_if|state.ADDR~q ;
wire \slave2|u_if|WideOr1~combout ;
wire \slave2|u_if|Selector21~2_combout ;
wire \slave2|u_if|mem_ren~q ;
wire \slave2|u_if|Selector20~0_combout ;
wire \slave2|u_if|mem_wen~q ;
wire \slave2|u_mem|always0~0_combout ;
wire \slave2|u_mem|rvalid~feeder_combout ;
wire \slave2|u_mem|rvalid~q ;
wire \slave2|u_if|Selector63~0_combout ;
wire \slave2|u_if|Selector63~1_combout ;
wire \slave2|u_if|state.RDATA~q ;
wire \slave2|u_if|Selector65~3_combout ;
wire \slave2|u_if|state.RDATA_BUS~q ;
wire \slave2|u_if|state~17_combout ;
wire \slave2|u_if|state~18_combout ;
wire \slave2|u_if|state.IDLE~q ;
wire \slave2|u_if|sready~0_combout ;
wire \slave2|u_if|sready~q ;
wire \bus_inst|arbiter_inst|always0~5_combout ;
wire \bus_inst|arbiter_inst|always0~6_combout ;
wire \bus_inst|arbiter_inst|state~9_combout ;
wire \bus_inst|arbiter_inst|state~10_combout ;
wire \bus_inst|arbiter_inst|state~11_combout ;
wire \bus_inst|arbiter_inst|state~12_combout ;
wire \bus_inst|arbiter_inst|state~13_combout ;
wire \bus_inst|arbiter_inst|state~14_combout ;
wire \bus_inst|arbiter_inst|state~8_combout ;
wire \bus_inst|arbiter_inst|state~15_combout ;
wire \bus_inst|arbiter_inst|state.IDLE~q ;
wire \bus_inst|arbiter_inst|Selector1~0_combout ;
wire \bus_inst|arbiter_inst|Selector1~3_combout ;
wire \bus_inst|arbiter_inst|Selector1~4_combout ;
wire \bus_inst|arbiter_inst|state.M1~q ;
wire \bus_inst|arbiter_inst|split_owner~5_combout ;
wire \bus_inst|arbiter_inst|split_owner~8_combout ;
wire \bus_inst|arbiter_inst|split_owner~11_combout ;
wire \bus_inst|arbiter_inst|split_owner.SM2~q ;
wire \bus_inst|arbiter_inst|Selector2~1_combout ;
wire \bus_inst|arbiter_inst|Selector2~2_combout ;
wire \bus_inst|arbiter_inst|Selector2~0_combout ;
wire \bus_inst|arbiter_inst|Selector2~3_combout ;
wire \bus_inst|arbiter_inst|state.M2~q ;
wire \bus_inst|arbiter_inst|Selector6~2_combout ;
wire \bus_inst|arbiter_inst|Selector6~0_combout ;
wire \bus_inst|arbiter_inst|msplit1~0_combout ;
wire \bus_inst|arbiter_inst|Selector6~1_combout ;
wire \bus_inst|arbiter_inst|Selector6~3_combout ;
wire \bus_inst|arbiter_inst|split_grant~q ;
wire \bus_inst|addr_decoder|state~12_combout ;
wire \bus_inst|addr_decoder|state~13_combout ;
wire \bus_inst|addr_decoder|state.IDLE~q ;
wire \bus_inst|addr_decoder|Selector5~0_combout ;
wire \bus_inst|addr_decoder|slave_addr~3_combout ;
wire \bus_inst|addr_decoder|Selector5~1_combout ;
wire \bus_inst|addr_decoder|mvalid[2]~3_combout ;
wire \slave3|u_if|state~17_combout ;
wire \slave3|u_if|state~18_combout ;
wire \slave3|u_if|state.IDLE~q ;
wire \slave3|u_if|Selector25~4_combout ;
wire \slave3|u_if|ssplit~q ;
wire \bus_inst|arbiter_inst|always0~3_combout ;
wire \bus_inst|arbiter_inst|msplit1~1_combout ;
wire \bus_inst|arbiter_inst|msplit1~q ;
wire \master1_inst|Decoder0~1_combout ;
wire \master1_inst|Selector23~0_combout ;
wire \master1_inst|Selector22~0_combout ;
wire \master1_inst|Selector22~1_combout ;
wire \master1_inst|state.RDATA~q ;
wire \master1_inst|Selector24~0_combout ;
wire \master1_inst|state.SPLIT~q ;
wire \master1_inst|counter[1]~25_combout ;
wire \master1_inst|counter[1]~26_combout ;
wire \master1_inst|counter[1]~28_combout ;
wire \master1_inst|counter[1]~29_combout ;
wire \master1_inst|counter[1]~23_combout ;
wire \master1_inst|counter[1]~24_combout ;
wire \master1_inst|counter[1]~27_combout ;
wire \master1_inst|counter[1]~30_combout ;
wire \master1_inst|counter[4]~20 ;
wire \master1_inst|counter[5]~31_combout ;
wire \master1_inst|counter[5]~32 ;
wire \master1_inst|counter[6]~33_combout ;
wire \master1_inst|counter[6]~34 ;
wire \master1_inst|counter[7]~35_combout ;
wire \master1_inst|Decoder0~0_combout ;
wire \master1_inst|Equal0~4_combout ;
wire \master1_inst|counter[1]~21_combout ;
wire \master1_inst|counter[1]~37_combout ;
wire \master1_inst|counter[1]~22_combout ;
wire \master1_inst|counter[0]~12 ;
wire \master1_inst|counter[1]~13_combout ;
wire \master1_inst|counter[1]~14 ;
wire \master1_inst|counter[2]~15_combout ;
wire \master1_inst|counter[2]~16 ;
wire \master1_inst|counter[3]~17_combout ;
wire \master1_inst|Equal2~0_combout ;
wire \master1_inst|Selector23~1_combout ;
wire \master1_inst|state.WDATA~q ;
wire \master1_inst|Selector27~5_combout ;
wire \m_write_data_sw[3]~input_o ;
wire \m1_wdata~3_combout ;
wire \master1_inst|wdata~4_combout ;
wire \m_write_data_sw[1]~input_o ;
wire \m1_wdata~0_combout ;
wire \master1_inst|wdata~1_combout ;
wire \m_write_data_sw[2]~input_o ;
wire \m1_wdata~1_combout ;
wire \master1_inst|wdata~2_combout ;
wire \m_write_data_sw[0]~input_o ;
wire \m1_wdata~2_combout ;
wire \master1_inst|wdata~3_combout ;
wire \master1_inst|Mux2~0_combout ;
wire \master1_inst|Mux2~1_combout ;
wire \master1_inst|Selector27~6_combout ;
wire \slave_mem_addr_sw[2]~input_o ;
wire \m1_addr~1_combout ;
wire \master1_inst|addr~0_combout ;
wire \slave_mem_addr_sw[3]~input_o ;
wire \m1_addr~4_combout ;
wire \master1_inst|addr~3_combout ;
wire \slave_mem_addr_sw[1]~input_o ;
wire \m1_addr~2_combout ;
wire \master1_inst|addr~1_combout ;
wire \slave_mem_addr_sw[0]~input_o ;
wire \m1_addr~3_combout ;
wire \master1_inst|addr~2_combout ;
wire \master1_inst|Mux1~0_combout ;
wire \master1_inst|Mux1~1_combout ;
wire \device_addr_sw[1]~input_o ;
wire \m1_addr~5_combout ;
wire \master1_inst|addr~4_combout ;
wire \device_addr_sw[0]~input_o ;
wire \m1_addr~6_combout ;
wire \master1_inst|addr~5_combout ;
wire \master1_inst|Mux1~2_combout ;
wire \slave_mem_addr_sw[5]~input_o ;
wire \m1_addr~7_combout ;
wire \master1_inst|addr~6_combout ;
wire \slave_mem_addr_sw[4]~input_o ;
wire \m1_addr~8_combout ;
wire \master1_inst|addr~7_combout ;
wire \master1_inst|Mux1~3_combout ;
wire \master1_inst|Selector27~2_combout ;
wire \master1_inst|Selector27~3_combout ;
wire \master1_inst|Selector27~0_combout ;
wire \master1_inst|Selector27~1_combout ;
wire \master1_inst|Selector27~4_combout ;
wire \master1_inst|Selector27~9_combout ;
wire \master1_inst|Selector27~7_combout ;
wire \m_write_data_sw[6]~input_o ;
wire \m1_wdata~4_combout ;
wire \master1_inst|wdata~5_combout ;
wire \m_write_data_sw[7]~input_o ;
wire \m1_wdata~7_combout ;
wire \master1_inst|wdata~8_combout ;
wire \m_write_data_sw[5]~input_o ;
wire \m1_wdata~5_combout ;
wire \master1_inst|wdata~6_combout ;
wire \m_write_data_sw[4]~input_o ;
wire \m1_wdata~6_combout ;
wire \master1_inst|wdata~7_combout ;
wire \master1_inst|Mux2~2_combout ;
wire \master1_inst|Mux2~3_combout ;
wire \master1_inst|Selector27~8_combout ;
wire \master1_inst|Selector27~10_combout ;
wire \master1_inst|Selector27~11_combout ;
wire \master1_inst|bwdata~q ;
wire \master2_inst|Selector27~5_combout ;
wire \m2_wdata[1]~feeder_combout ;
wire \master2_inst|wdata~1_combout ;
wire \m2_wdata[3]~feeder_combout ;
wire \master2_inst|wdata~4_combout ;
wire \m2_wdata[0]~feeder_combout ;
wire \master2_inst|wdata~3_combout ;
wire \m2_wdata[2]~feeder_combout ;
wire \master2_inst|wdata~2_combout ;
wire \master2_inst|Mux2~0_combout ;
wire \master2_inst|Mux2~1_combout ;
wire \master2_inst|Selector27~6_combout ;
wire \master2_inst|addr~7_combout ;
wire \master2_inst|addr~6_combout ;
wire \master2_inst|Mux1~3_combout ;
wire \master2_inst|addr~5_combout ;
wire \m2_addr[13]~feeder_combout ;
wire \master2_inst|addr~4_combout ;
wire \master2_inst|Mux1~2_combout ;
wire \master2_inst|Selector27~9_combout ;
wire \master2_inst|Selector27~7_combout ;
wire \m2_wdata[6]~feeder_combout ;
wire \master2_inst|wdata~5_combout ;
wire \m2_wdata[7]~feeder_combout ;
wire \master2_inst|wdata~8_combout ;
wire \master2_inst|wdata~6_combout ;
wire \m2_wdata[4]~feeder_combout ;
wire \master2_inst|wdata~7_combout ;
wire \master2_inst|Mux2~2_combout ;
wire \master2_inst|Mux2~3_combout ;
wire \master2_inst|Selector27~8_combout ;
wire \master2_inst|Selector27~10_combout ;
wire \m2_addr[3]~feeder_combout ;
wire \master2_inst|addr~3_combout ;
wire \master2_inst|addr~0_combout ;
wire \m2_addr[1]~feeder_combout ;
wire \master2_inst|addr~1_combout ;
wire \master2_inst|addr~2_combout ;
wire \master2_inst|Mux1~0_combout ;
wire \master2_inst|Mux1~1_combout ;
wire \master2_inst|Selector27~3_combout ;
wire \master2_inst|Selector27~2_combout ;
wire \master2_inst|Selector27~0_combout ;
wire \master2_inst|Selector27~1_combout ;
wire \master2_inst|Selector27~4_combout ;
wire \master2_inst|Selector27~11_combout ;
wire \master2_inst|bwdata~q ;
wire \bus_inst|wdata_mux|dout[0]~0_combout ;
wire \bus_inst|addr_decoder|Selector6~0_combout ;
wire \bus_inst|addr_decoder|slave_addr~4_combout ;
wire \bus_inst|addr_decoder|Selector6~1_combout ;
wire \bus_inst|addr_decoder|mvalid[0]~1_combout ;
wire \slave1|u_if|counter[0]~11_combout ;
wire \slave1|u_if|counter[0]~12_combout ;
wire \slave1|u_if|counter[0]~9 ;
wire \slave1|u_if|counter[1]~15_combout ;
wire \slave1|u_if|counter[1]~16 ;
wire \slave1|u_if|counter[2]~17_combout ;
wire \slave1|u_if|counter[2]~18 ;
wire \slave1|u_if|counter[3]~19_combout ;
wire \slave1|u_if|Equal1~0_combout ;
wire \slave1|u_if|Equal1~1_combout ;
wire \slave1|u_if|state~17_combout ;
wire \slave1|u_if|state~18_combout ;
wire \slave1|u_if|state.IDLE~q ;
wire \slave1|u_if|addr~0_combout ;
wire \slave1|u_if|Selector48~0_combout ;
wire \slave1|u_if|Selector48~1_combout ;
wire \slave1|u_if|Selector48~2_combout ;
wire \slave1|u_if|Selector48~3_combout ;
wire \slave1|u_if|Selector48~4_combout ;
wire \slave1|u_if|Selector48~5_combout ;
wire \slave1|u_if|Selector7~0_combout ;
wire \slave1|u_mem|memory~0feeder_combout ;
wire \slave1|u_if|Selector53~0_combout ;
wire \slave1|u_if|addr~1_combout ;
wire \slave1|u_if|addr~2_combout ;
wire \slave1|u_if|Selector53~1_combout ;
wire \slave1|u_if|Selector12~0_combout ;
wire \slave1|u_if|addr~5_combout ;
wire \slave1|u_if|Selector56~0_combout ;
wire \slave1|u_if|Selector15~0_combout ;
wire \slave1|u_if|addr~6_combout ;
wire \slave1|u_if|Selector55~0_combout ;
wire \slave1|u_if|Selector14~0_combout ;
wire \slave1|u_if|addr~7_combout ;
wire \slave1|u_if|Selector54~0_combout ;
wire \slave1|u_if|Selector13~0_combout ;
wire \slave1|u_mem|memory~32769_combout ;
wire \slave1|u_if|Selector57~0_combout ;
wire \slave1|u_if|Selector57~1_combout ;
wire \slave1|u_if|Selector16~0_combout ;
wire \slave1|u_if|addr~4_combout ;
wire \slave1|u_if|Selector58~0_combout ;
wire \slave1|u_if|Selector58~1_combout ;
wire \slave1|u_if|Selector17~0_combout ;
wire \slave1|u_if|addr~3_combout ;
wire \slave1|u_if|Selector59~0_combout ;
wire \slave1|u_if|Selector59~1_combout ;
wire \slave1|u_if|Selector18~0_combout ;
wire \slave1|u_if|Selector60~0_combout ;
wire \slave1|u_if|Selector60~1_combout ;
wire \slave1|u_if|Selector19~0_combout ;
wire \slave1|u_mem|memory~32768_combout ;
wire \slave1|u_if|Selector22~0_combout ;
wire \slave1|u_if|mem_wvalid~q ;
wire \slave1|u_mem|always0~0_combout ;
wire \slave1|u_if|Selector51~0_combout ;
wire \slave1|u_if|addr~8_combout ;
wire \slave1|u_if|Selector51~1_combout ;
wire \slave1|u_if|Selector10~0_combout ;
wire \slave1|u_if|Selector50~0_combout ;
wire \slave1|u_if|Selector50~1_combout ;
wire \slave1|u_if|Selector9~0_combout ;
wire \slave1|u_if|Selector52~0_combout ;
wire \slave1|u_if|Selector52~1_combout ;
wire \slave1|u_if|Selector11~0_combout ;
wire \slave1|u_if|Selector49~0_combout ;
wire \slave1|u_if|Selector49~1_combout ;
wire \slave1|u_if|Selector8~0_combout ;
wire \slave1|u_mem|memory~32770_combout ;
wire \slave1|u_mem|memory~32771_combout ;
wire \slave1|u_mem|memory~0_q ;
wire \slave1|u_if|Selector47~0_combout ;
wire \slave1|u_if|Selector47~1_combout ;
wire \slave1|u_if|Selector6~0_combout ;
wire \slave1|u_mem|memory~1feeder_combout ;
wire \slave1|u_mem|memory~1_q ;
wire \slave1|u_if|Selector46~0_combout ;
wire \slave1|u_if|Selector46~1_combout ;
wire \slave1|u_if|Selector5~0_combout ;
wire \slave1|u_mem|memory~2feeder_combout ;
wire \slave1|u_mem|memory~2_q ;
wire \slave1|u_if|Selector45~0_combout ;
wire \slave1|u_if|Selector45~1_combout ;
wire \slave1|u_if|Selector4~0_combout ;
wire \slave1|u_mem|memory~3feeder_combout ;
wire \slave1|u_mem|memory~3_q ;
wire \slave1|u_if|Selector44~2_combout ;
wire \slave1|u_if|Selector44~4_combout ;
wire \slave1|u_if|Selector44~3_combout ;
wire \slave1|u_if|Selector3~0_combout ;
wire \slave1|u_mem|memory~4feeder_combout ;
wire \slave1|u_mem|memory~4_q ;
wire \slave1|u_if|Selector43~2_combout ;
wire \slave1|u_if|Selector43~4_combout ;
wire \slave1|u_if|Selector43~3_combout ;
wire \slave1|u_if|Selector2~0_combout ;
wire \slave1|u_mem|memory~5feeder_combout ;
wire \slave1|u_mem|memory~5_q ;
wire \slave1|u_if|Selector42~2_combout ;
wire \slave1|u_if|Selector42~4_combout ;
wire \slave1|u_if|Selector42~3_combout ;
wire \slave1|u_if|Selector1~0_combout ;
wire \slave1|u_mem|memory~6feeder_combout ;
wire \slave1|u_mem|memory~6_q ;
wire \slave1|u_if|Selector41~0_combout ;
wire \slave1|u_if|Selector41~1_combout ;
wire \slave1|u_if|Selector0~0_combout ;
wire \slave1|u_mem|memory~7feeder_combout ;
wire \slave1|u_mem|memory~7_q ;
wire \slave3|u_if|Selector43~0_combout ;
wire \slave3|u_if|Selector47~0_combout ;
wire \slave3|u_if|Selector22~0_combout ;
wire \slave3|u_if|mem_wvalid~q ;
wire \slave3|u_mem|always0~0_combout ;
wire \slave3|u_if|Selector52~2_combout ;
wire \slave3|u_if|Selector52~3_combout ;
wire \slave3|u_if|Selector57~1_combout ;
wire \slave3|u_if|addr~3_combout ;
wire \slave3|u_if|Selector52~4_combout ;
wire \slave3|u_if|Selector52~6_combout ;
wire \slave3|u_if|Selector57~0_combout ;
wire \slave3|u_if|Selector57~2_combout ;
wire \slave3|u_if|Selector7~0_combout ;
wire \slave3|u_if|Selector69~0_combout ;
wire \slave3|u_if|addr~0_combout ;
wire \slave3|u_if|addr~1_combout ;
wire \slave3|u_if|addr~2_combout ;
wire \slave3|u_if|Selector69~1_combout ;
wire \slave3|u_if|Selector19~0_combout ;
wire \slave3|u_if|Selector68~0_combout ;
wire \slave3|u_if|addr~4_combout ;
wire \slave3|u_if|Selector68~1_combout ;
wire \slave3|u_if|Selector18~0_combout ;
wire \slave3|u_if|addr~5_combout ;
wire \slave3|u_if|Selector67~0_combout ;
wire \slave3|u_if|Selector67~1_combout ;
wire \slave3|u_if|Selector17~0_combout ;
wire \slave3|u_if|Selector66~0_combout ;
wire \slave3|u_if|Selector66~1_combout ;
wire \slave3|u_if|Selector16~0_combout ;
wire \slave3|u_if|addr~6_combout ;
wire \slave3|u_if|addr~7_combout ;
wire \slave3|u_if|Selector65~0_combout ;
wire \slave3|u_if|Selector15~0_combout ;
wire \slave3|u_if|addr~8_combout ;
wire \slave3|u_if|Selector64~0_combout ;
wire \slave3|u_if|Selector14~0_combout ;
wire \slave3|u_if|addr~9_combout ;
wire \slave3|u_if|Selector63~0_combout ;
wire \slave3|u_if|Selector13~0_combout ;
wire \slave3|u_if|Selector62~0_combout ;
wire \slave3|u_if|Selector62~1_combout ;
wire \slave3|u_if|Selector12~0_combout ;
wire \slave3|u_if|Selector61~0_combout ;
wire \slave3|u_if|addr~10_combout ;
wire \slave3|u_if|Selector61~1_combout ;
wire \slave3|u_if|Selector11~0_combout ;
wire \slave3|u_if|Selector60~0_combout ;
wire \slave3|u_if|Selector60~1_combout ;
wire \slave3|u_if|Selector10~0_combout ;
wire \slave3|u_if|Selector59~0_combout ;
wire \slave3|u_if|Selector59~1_combout ;
wire \slave3|u_if|Selector9~0_combout ;
wire \slave3|u_if|Selector58~0_combout ;
wire \slave3|u_if|Selector58~1_combout ;
wire \slave3|u_if|Selector8~0_combout ;
wire \slave3|u_if|Selector54~0_combout ;
wire \slave3|u_if|Selector54~1_combout ;
wire \slave3|u_if|Selector4~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave3|u_if|Selector46~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave3|u_if|Selector49~0_combout ;
wire \slave3|u_if|Selector56~1_combout ;
wire \slave3|u_if|Selector56~0_combout ;
wire \slave3|u_if|Selector56~2_combout ;
wire \slave3|u_if|Selector6~0_combout ;
wire \slave3|u_if|Selector55~0_combout ;
wire \slave3|u_if|Selector55~1_combout ;
wire \slave3|u_if|Selector5~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave3|u_if|Selector48~0_combout ;
wire \slave3|u_if|Mux0~2_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave3|u_if|Selector47~1_combout ;
wire \slave3|u_if|Mux0~3_combout ;
wire \slave3|u_if|Selector53~5_combout ;
wire \slave3|u_if|Selector53~6_combout ;
wire \slave3|u_if|Selector53~4_combout ;
wire \slave3|u_if|Selector3~0_combout ;
wire \slave3|u_if|Selector50~1_combout ;
wire \slave3|u_if|Selector50~0_combout ;
wire \slave3|u_if|Selector50~2_combout ;
wire \slave3|u_if|Selector0~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave3|u_if|Selector42~0_combout ;
wire \slave3|u_if|Selector52~5_combout ;
wire \slave3|u_if|Selector52~8_combout ;
wire \slave3|u_if|Selector52~7_combout ;
wire \slave3|u_if|Selector2~0_combout ;
wire \slave3|u_if|Selector51~2_combout ;
wire \slave3|u_if|Selector51~4_combout ;
wire \slave3|u_if|Selector51~3_combout ;
wire \slave3|u_if|Selector1~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave3|u_if|Selector44~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave3|u_if|Selector45~0_combout ;
wire \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave3|u_if|Selector43~1_combout ;
wire \slave3|u_if|Mux0~0_combout ;
wire \slave3|u_if|Mux0~1_combout ;
wire \slave3|u_if|Selector23~0_combout ;
wire \slave3|u_if|Selector23~1_combout ;
wire \slave3|u_if|brdata~q ;
wire \slave1|u_if|Selector34~0_combout ;
wire \slave1|u_if|Selector65~2_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave1|u_if|Selector37~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave1|u_if|Selector38~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave1|u_if|Selector40~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave1|u_if|Selector39~0_combout ;
wire \slave1|u_if|Mux0~2_combout ;
wire \slave1|u_if|Mux0~3_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave1|u_if|Selector33~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave1|u_if|Selector36~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave1|u_if|Selector34~1_combout ;
wire \slave1|u_if|Mux0~0_combout ;
wire \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave1|u_if|Selector35~0_combout ;
wire \slave1|u_if|Mux0~1_combout ;
wire \slave1|u_if|Selector23~0_combout ;
wire \slave1|u_if|Selector23~1_combout ;
wire \slave1|u_if|brdata~q ;
wire \slave2|u_if|Selector34~0_combout ;
wire \slave2|u_if|Selector65~2_combout ;
wire \slave2|u_if|Selector22~0_combout ;
wire \slave2|u_if|mem_wvalid~q ;
wire \slave2|u_mem|always0~1_combout ;
wire \slave2|u_if|Selector43~1_combout ;
wire \slave2|u_if|Selector43~2_combout ;
wire \slave2|u_if|Selector48~1_combout ;
wire \slave2|u_if|Selector43~6_combout ;
wire \slave2|u_if|addr~2_combout ;
wire \slave2|u_if|Selector43~4_combout ;
wire \slave2|u_if|Selector48~0_combout ;
wire \slave2|u_if|Selector48~2_combout ;
wire \slave2|u_if|Selector7~0_combout ;
wire \slave2|u_if|addr~1_combout ;
wire \slave2|u_if|addr~3_combout ;
wire \slave2|u_if|Selector60~0_combout ;
wire \slave2|u_if|Selector19~0_combout ;
wire \slave2|u_if|addr~4_combout ;
wire \slave2|u_if|addr~5_combout ;
wire \slave2|u_if|Selector59~0_combout ;
wire \slave2|u_if|Selector18~0_combout ;
wire \slave2|u_if|addr~6_combout ;
wire \slave2|u_if|addr~7_combout ;
wire \slave2|u_if|Selector58~0_combout ;
wire \slave2|u_if|Selector17~0_combout ;
wire \slave2|u_if|addr~8_combout ;
wire \slave2|u_if|Selector57~0_combout ;
wire \slave2|u_if|Selector16~0_combout ;
wire \slave2|u_if|addr~9_combout ;
wire \slave2|u_if|addr~10_combout ;
wire \slave2|u_if|Selector56~0_combout ;
wire \slave2|u_if|Selector15~0_combout ;
wire \slave2|u_if|addr~11_combout ;
wire \slave2|u_if|Selector55~0_combout ;
wire \slave2|u_if|Selector14~0_combout ;
wire \slave2|u_if|addr~12_combout ;
wire \slave2|u_if|Selector54~0_combout ;
wire \slave2|u_if|Selector13~0_combout ;
wire \slave2|u_if|Equal1~1_combout ;
wire \slave2|u_if|addr~13_combout ;
wire \slave2|u_if|Selector53~0_combout ;
wire \slave2|u_if|Selector12~0_combout ;
wire \slave2|u_if|addr~14_combout ;
wire \slave2|u_if|Selector52~0_combout ;
wire \slave2|u_if|Selector11~0_combout ;
wire \slave2|u_if|addr~15_combout ;
wire \slave2|u_if|Selector51~0_combout ;
wire \slave2|u_if|Selector10~0_combout ;
wire \slave2|u_if|addr~16_combout ;
wire \slave2|u_if|Selector50~0_combout ;
wire \slave2|u_if|Selector9~0_combout ;
wire \slave2|u_if|addr~17_combout ;
wire \slave2|u_if|Selector49~0_combout ;
wire \slave2|u_if|Selector8~0_combout ;
wire \slave2|u_if|Selector45~0_combout ;
wire \slave2|u_if|Selector45~1_combout ;
wire \slave2|u_if|Selector4~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave2|u_if|Selector37~0_combout ;
wire \slave2|u_if|Selector47~0_combout ;
wire \slave2|u_if|Selector47~1_combout ;
wire \slave2|u_if|Selector47~2_combout ;
wire \slave2|u_if|Selector6~0_combout ;
wire \slave2|u_if|Selector46~0_combout ;
wire \slave2|u_if|Selector46~1_combout ;
wire \slave2|u_if|Selector5~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave2|u_if|Selector38~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave2|u_if|Selector39~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave2|u_if|Selector40~0_combout ;
wire \slave2|u_if|Mux0~2_combout ;
wire \slave2|u_if|Mux0~3_combout ;
wire \slave2|u_if|Selector43~5_combout ;
wire \slave2|u_if|Selector43~0_combout ;
wire \slave2|u_if|Selector43~3_combout ;
wire \slave2|u_if|Selector43~7_combout ;
wire \slave2|u_if|Selector2~0_combout ;
wire \slave2|u_if|Selector42~2_combout ;
wire \slave2|u_if|Selector42~4_combout ;
wire \slave2|u_if|Selector42~3_combout ;
wire \slave2|u_if|Selector1~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave2|u_if|Selector35~0_combout ;
wire \slave2|u_if|Selector44~5_combout ;
wire \slave2|u_if|Selector44~6_combout ;
wire \slave2|u_if|Selector44~4_combout ;
wire \slave2|u_if|Selector3~0_combout ;
wire \slave2|u_if|Selector41~0_combout ;
wire \slave2|u_if|Selector41~1_combout ;
wire \slave2|u_if|Selector41~2_combout ;
wire \slave2|u_if|Selector0~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave2|u_if|Selector33~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave2|u_if|Selector36~0_combout ;
wire \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave2|u_if|Selector34~1_combout ;
wire \slave2|u_if|Mux0~0_combout ;
wire \slave2|u_if|Mux0~1_combout ;
wire \slave2|u_if|Selector23~0_combout ;
wire \slave2|u_if|Selector23~1_combout ;
wire \slave2|u_if|brdata~q ;
wire \bus_inst|rdata_mux|Mux0~0_combout ;
wire \bus_inst|rdata_mux|Mux0~1_combout ;
wire \master2_inst|Decoder0~1_combout ;
wire \master2_inst|Decoder0~2_combout ;
wire \master2_inst|Decoder0~3_combout ;
wire \master2_inst|rdata~0_combout ;
wire \master2_inst|Selector16~0_combout ;
wire \master2_inst|Selector16~1_combout ;
wire \master2_inst|Selector16~2_combout ;
wire \master1_inst|Decoder0~2_combout ;
wire \master1_inst|Decoder0~3_combout ;
wire \master1_inst|rdata~0_combout ;
wire \master1_inst|Selector16~0_combout ;
wire \master1_inst|Selector16~1_combout ;
wire \master1_inst|Selector16~2_combout ;
wire \m_read_data~0_combout ;
wire \master2_inst|Selector17~0_combout ;
wire \master2_inst|mrvalid~q ;
wire \master1_inst|Selector17~0_combout ;
wire \master1_inst|mrvalid~q ;
wire \m_read_data[7]~1_combout ;
wire \m_read_data[0]~reg0_q ;
wire \master1_inst|Decoder0~4_combout ;
wire \master1_inst|rdata~1_combout ;
wire \master1_inst|Selector15~0_combout ;
wire \master1_inst|Selector15~1_combout ;
wire \master2_inst|Decoder0~4_combout ;
wire \master2_inst|rdata~1_combout ;
wire \master2_inst|Selector15~0_combout ;
wire \master2_inst|Selector15~1_combout ;
wire \m_read_data~2_combout ;
wire \m_read_data[1]~reg0_q ;
wire \master2_inst|Decoder0~5_combout ;
wire \master2_inst|rdata~2_combout ;
wire \master2_inst|Selector14~0_combout ;
wire \master2_inst|Selector14~1_combout ;
wire \master1_inst|Decoder0~5_combout ;
wire \master1_inst|rdata~2_combout ;
wire \master1_inst|Selector14~0_combout ;
wire \master1_inst|Selector14~1_combout ;
wire \m_read_data~3_combout ;
wire \m_read_data[2]~reg0_q ;
wire \master2_inst|Decoder0~6_combout ;
wire \master2_inst|rdata~3_combout ;
wire \master2_inst|Selector13~0_combout ;
wire \master2_inst|Selector13~1_combout ;
wire \master1_inst|Decoder0~6_combout ;
wire \master1_inst|rdata~3_combout ;
wire \master1_inst|Selector13~0_combout ;
wire \master1_inst|Selector13~1_combout ;
wire \m_read_data~4_combout ;
wire \m_read_data[3]~reg0_q ;
wire \master2_inst|Decoder0~7_combout ;
wire \master2_inst|rdata~4_combout ;
wire \master2_inst|Selector12~0_combout ;
wire \master2_inst|Selector12~1_combout ;
wire \master1_inst|Decoder0~7_combout ;
wire \master1_inst|rdata~4_combout ;
wire \master1_inst|Selector12~0_combout ;
wire \master1_inst|Selector12~1_combout ;
wire \m_read_data~5_combout ;
wire \m_read_data[4]~reg0_q ;
wire \master1_inst|Decoder0~8_combout ;
wire \master1_inst|rdata~5_combout ;
wire \master1_inst|Selector11~0_combout ;
wire \master1_inst|Selector11~1_combout ;
wire \master2_inst|Decoder0~8_combout ;
wire \master2_inst|rdata~5_combout ;
wire \master2_inst|Selector11~0_combout ;
wire \master2_inst|Selector11~1_combout ;
wire \m_read_data~6_combout ;
wire \m_read_data[5]~reg0_q ;
wire \master1_inst|rdata~6_combout ;
wire \master1_inst|Selector10~0_combout ;
wire \master1_inst|Selector10~1_combout ;
wire \master2_inst|rdata~6_combout ;
wire \master2_inst|Selector10~0_combout ;
wire \master2_inst|Selector10~1_combout ;
wire \m_read_data~7_combout ;
wire \m_read_data[6]~reg0_q ;
wire \master1_inst|rdata~7_combout ;
wire \master1_inst|Selector9~0_combout ;
wire \master1_inst|Selector9~1_combout ;
wire \master2_inst|rdata~7_combout ;
wire \master2_inst|Selector9~0_combout ;
wire \master2_inst|Selector9~1_combout ;
wire \m_read_data~8_combout ;
wire \m_read_data[7]~reg0_q ;
wire \test_led[0]~0_combout ;
wire \test_led[0]~reg0_q ;
wire [7:0] \master1_inst|mrdata ;
wire [7:0] \slave1|u_if|mem_wdata ;
wire [3:0] \bus_inst|addr_decoder|slave_split_addr ;
wire [7:0] \slave3|u_if|split_counter ;
wire [7:0] \master2_inst|counter ;
wire [7:0] \master2_inst|mrdata ;
wire [11:0] \slave1|u_if|mem_addr ;
wire [7:0] \slave1|u_if|wdata ;
wire [11:0] \slave1|u_if|addr ;
wire [11:0] \slave2|u_if|mem_addr ;
wire [7:0] \master2_inst|rdata ;
wire [7:0] \master1_inst|rdata ;
wire [7:0] \master1_inst|counter ;
wire [7:0] \slave1|u_if|counter ;
wire [7:0] \slave3|u_if|rdata ;
wire [3:0] \bus_inst|addr_decoder|slave_addr ;
wire [7:0] \slave3|u_if|wdata ;
wire [1:0] \bus_inst|addr_decoder|ssel ;
wire [15:0] m2_addr;
wire [15:0] \master2_inst|addr ;
wire [11:0] \slave3|u_if|mem_addr ;
wire [3:0] \bus_inst|addr_decoder|counter ;
wire [7:0] \slave2|u_if|rdata ;
wire [7:0] \slave2|u_if|counter ;
wire [7:0] \slave1|u_if|rdata ;
wire [7:0] m1_wdata;
wire [7:0] \master2_inst|wdata ;
wire [7:0] \slave3|u_if|counter ;
wire [7:0] m2_wdata;
wire [7:0] \slave3|u_if|mem_wdata ;
wire [7:0] \slave2|u_if|mem_wdata ;
wire [7:0] \slave2|u_if|wdata ;
wire [11:0] \slave2|u_if|addr ;
wire [15:0] m1_addr;
wire [11:0] \slave3|u_if|addr ;
wire [15:0] \master1_inst|addr ;
wire [7:0] \master1_inst|wdata ;

wire [1:0] \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a6  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a7  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a2  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a3  = \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a6  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a7  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a2  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a3  = \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a6  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a7  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a2  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a3  = \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \s_mem_1[0]~output (
	.i(\slave1|u_mem|memory~0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[0]~output .bus_hold = "false";
defparam \s_mem_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \s_mem_1[1]~output (
	.i(\slave1|u_mem|memory~1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[1]~output .bus_hold = "false";
defparam \s_mem_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \s_mem_1[2]~output (
	.i(\slave1|u_mem|memory~2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[2]~output .bus_hold = "false";
defparam \s_mem_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \s_mem_1[3]~output (
	.i(\slave1|u_mem|memory~3_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[3]~output .bus_hold = "false";
defparam \s_mem_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \s_mem_1[4]~output (
	.i(\slave1|u_mem|memory~4_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[4]~output .bus_hold = "false";
defparam \s_mem_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \s_mem_1[5]~output (
	.i(\slave1|u_mem|memory~5_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[5]~output .bus_hold = "false";
defparam \s_mem_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \s_mem_1[6]~output (
	.i(\slave1|u_mem|memory~6_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[6]~output .bus_hold = "false";
defparam \s_mem_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \s_mem_1[7]~output (
	.i(\slave1|u_mem|memory~7_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_mem_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s_mem_1[7]~output .bus_hold = "false";
defparam \s_mem_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \m_read_data[0]~output (
	.i(\m_read_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[0]~output .bus_hold = "false";
defparam \m_read_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \m_read_data[1]~output (
	.i(\m_read_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[1]~output .bus_hold = "false";
defparam \m_read_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \m_read_data[2]~output (
	.i(\m_read_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[2]~output .bus_hold = "false";
defparam \m_read_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \m_read_data[3]~output (
	.i(\m_read_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[3]~output .bus_hold = "false";
defparam \m_read_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \m_read_data[4]~output (
	.i(\m_read_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[4]~output .bus_hold = "false";
defparam \m_read_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \m_read_data[5]~output (
	.i(\m_read_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[5]~output .bus_hold = "false";
defparam \m_read_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \m_read_data[6]~output (
	.i(\m_read_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[6]~output .bus_hold = "false";
defparam \m_read_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \m_read_data[7]~output (
	.i(\m_read_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_data[7]~output .bus_hold = "false";
defparam \m_read_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \test_led[0]~output (
	.i(\test_led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \test_led[0]~output .bus_hold = "false";
defparam \test_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \test_led[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \test_led[1]~output .bus_hold = "false";
defparam \test_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N16
cycloneive_lcell_comb \slave1|u_if|counter[0]~8 (
// Equation(s):
// \slave1|u_if|counter[0]~8_combout  = \slave1|u_if|counter [0] $ (VCC)
// \slave1|u_if|counter[0]~9  = CARRY(\slave1|u_if|counter [0])

	.dataa(gnd),
	.datab(\slave1|u_if|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~8_combout ),
	.cout(\slave1|u_if|counter[0]~9 ));
// synopsys translate_off
defparam \slave1|u_if|counter[0]~8 .lut_mask = 16'h33CC;
defparam \slave1|u_if|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N16
cycloneive_lcell_comb \master1_inst|counter[0]~11 (
// Equation(s):
// \master1_inst|counter[0]~11_combout  = \master1_inst|counter [0] $ (VCC)
// \master1_inst|counter[0]~12  = CARRY(\master1_inst|counter [0])

	.dataa(gnd),
	.datab(\master1_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master1_inst|counter[0]~11_combout ),
	.cout(\master1_inst|counter[0]~12 ));
// synopsys translate_off
defparam \master1_inst|counter[0]~11 .lut_mask = 16'h33CC;
defparam \master1_inst|counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N22
cycloneive_lcell_comb \master1_inst|counter[3]~17 (
// Equation(s):
// \master1_inst|counter[3]~17_combout  = (\master1_inst|counter [3] & (!\master1_inst|counter[2]~16 )) # (!\master1_inst|counter [3] & ((\master1_inst|counter[2]~16 ) # (GND)))
// \master1_inst|counter[3]~18  = CARRY((!\master1_inst|counter[2]~16 ) # (!\master1_inst|counter [3]))

	.dataa(\master1_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[2]~16 ),
	.combout(\master1_inst|counter[3]~17_combout ),
	.cout(\master1_inst|counter[3]~18 ));
// synopsys translate_off
defparam \master1_inst|counter[3]~17 .lut_mask = 16'h5A5F;
defparam \master1_inst|counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N24
cycloneive_lcell_comb \master1_inst|counter[4]~19 (
// Equation(s):
// \master1_inst|counter[4]~19_combout  = (\master1_inst|counter [4] & (\master1_inst|counter[3]~18  $ (GND))) # (!\master1_inst|counter [4] & (!\master1_inst|counter[3]~18  & VCC))
// \master1_inst|counter[4]~20  = CARRY((\master1_inst|counter [4] & !\master1_inst|counter[3]~18 ))

	.dataa(gnd),
	.datab(\master1_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[3]~18 ),
	.combout(\master1_inst|counter[4]~19_combout ),
	.cout(\master1_inst|counter[4]~20 ));
// synopsys translate_off
defparam \master1_inst|counter[4]~19 .lut_mask = 16'hC30C;
defparam \master1_inst|counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \start_sync~0 (
// Equation(s):
// \start_sync~0_combout  = (\rstn~input_o  & \start~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\start~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\start_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_sync~0 .lut_mask = 16'hC0C0;
defparam \start_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N27
dffeas start_sync(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\start_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam start_sync.is_wysiwyg = "true";
defparam start_sync.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \master_select_sw~input (
	.i(master_select_sw),
	.ibar(gnd),
	.o(\master_select_sw~input_o ));
// synopsys translate_off
defparam \master_select_sw~input .bus_hold = "false";
defparam \master_select_sw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N12
cycloneive_lcell_comb \start_prev~0 (
// Equation(s):
// \start_prev~0_combout  = (\rstn~input_o  & \start_sync~q )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\start_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\start_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_prev~0 .lut_mask = 16'hC0C0;
defparam \start_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N13
dffeas start_prev(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\start_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam start_prev.is_wysiwyg = "true";
defparam start_prev.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \m1_wvalid~0 (
// Equation(s):
// \m1_wvalid~0_combout  = (\start_sync~q  & (\rstn~input_o  & (!\master_select_sw~input_o  & !\start_prev~q )))

	.dataa(\start_sync~q ),
	.datab(\rstn~input_o ),
	.datac(\master_select_sw~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\m1_wvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wvalid~0 .lut_mask = 16'h0008;
defparam \m1_wvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N21
dffeas m1_wvalid(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_wvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_wvalid.is_wysiwyg = "true";
defparam m1_wvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N18
cycloneive_lcell_comb \master1_inst|state~21 (
// Equation(s):
// \master1_inst|state~21_combout  = ((!\m1_wvalid~q  & !\master1_inst|state.IDLE~q )) # (!\rstn~input_o )

	.dataa(\m1_wvalid~q ),
	.datab(\rstn~input_o ),
	.datac(\master1_inst|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_inst|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|state~21 .lut_mask = 16'h3737;
defparam \master1_inst|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N6
cycloneive_lcell_comb \master1_inst|Equal0~2 (
// Equation(s):
// \master1_inst|Equal0~2_combout  = (!\master1_inst|counter [0] & !\master1_inst|counter [1])

	.dataa(gnd),
	.datab(\master1_inst|counter [0]),
	.datac(gnd),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Equal0~2 .lut_mask = 16'h0033;
defparam \master1_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N24
cycloneive_lcell_comb \master1_inst|Equal0~3 (
// Equation(s):
// \master1_inst|Equal0~3_combout  = (\master1_inst|Equal0~2_combout  & (\master1_inst|counter [2] & (!\master1_inst|counter [3] & \master1_inst|Decoder0~0_combout )))

	.dataa(\master1_inst|Equal0~2_combout ),
	.datab(\master1_inst|counter [2]),
	.datac(\master1_inst|counter [3]),
	.datad(\master1_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Equal0~3 .lut_mask = 16'h0800;
defparam \master1_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N8
cycloneive_lcell_comb \master1_inst|Selector25~0 (
// Equation(s):
// \master1_inst|Selector25~0_combout  = (!\bus_inst|arbiter_inst|msplit1~q  & (\master1_inst|state.RDATA~q  & \master1_inst|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\bus_inst|arbiter_inst|msplit1~q ),
	.datac(\master1_inst|state.RDATA~q ),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector25~0 .lut_mask = 16'h3000;
defparam \master1_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N20
cycloneive_lcell_comb \master1_inst|Selector25~1 (
// Equation(s):
// \master1_inst|Selector25~1_combout  = (\master1_inst|Selector25~0_combout ) # ((!\master1_inst|Equal0~3_combout  & \master1_inst|state.READ_HOLD~q ))

	.dataa(gnd),
	.datab(\master1_inst|Equal0~3_combout ),
	.datac(\master1_inst|state.READ_HOLD~q ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector25~1 .lut_mask = 16'hFF30;
defparam \master1_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N21
dffeas \master1_inst|state.READ_HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.READ_HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.READ_HOLD .is_wysiwyg = "true";
defparam \master1_inst|state.READ_HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N28
cycloneive_lcell_comb \master1_inst|Selector18~0 (
// Equation(s):
// \master1_inst|Selector18~0_combout  = (\master1_inst|state.READ_HOLD~q  & (!\master1_inst|counter [3] & \master1_inst|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\master1_inst|state.READ_HOLD~q ),
	.datac(\master1_inst|counter [3]),
	.datad(\master1_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector18~0 .lut_mask = 16'h0C00;
defparam \master1_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N14
cycloneive_lcell_comb \master1_inst|state~22 (
// Equation(s):
// \master1_inst|state~22_combout  = (!\master1_inst|state~21_combout  & (!\master1_inst|Selector18~0_combout  & ((!\master1_inst|state.WDATA~q ) # (!\master1_inst|Equal2~0_combout ))))

	.dataa(\master1_inst|Equal2~0_combout ),
	.datab(\master1_inst|state~21_combout ),
	.datac(\master1_inst|state.WDATA~q ),
	.datad(\master1_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|state~22 .lut_mask = 16'h0013;
defparam \master1_inst|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N15
dffeas \master1_inst|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.IDLE .is_wysiwyg = "true";
defparam \master1_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N18
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~12 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~12_combout  = (\bus_inst|arbiter_inst|split_owner~8_combout  & (\bus_inst|arbiter_inst|state.M1~q  & ((\bus_inst|arbiter_inst|split_owner~9_combout )))) # (!\bus_inst|arbiter_inst|split_owner~8_combout  & 
// ((\bus_inst|arbiter_inst|split_owner.SM1~q ) # ((\bus_inst|arbiter_inst|state.M1~q  & \bus_inst|arbiter_inst|split_owner~9_combout ))))

	.dataa(\bus_inst|arbiter_inst|split_owner~8_combout ),
	.datab(\bus_inst|arbiter_inst|state.M1~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.datad(\bus_inst|arbiter_inst|split_owner~9_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~12 .lut_mask = 16'hDC50;
defparam \bus_inst|arbiter_inst|split_owner~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N19
dffeas \bus_inst|arbiter_inst|split_owner.SM1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|split_owner~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner.SM1 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|split_owner.SM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N2
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~6 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~6_combout  = (!\slave3|u_if|ssplit~q  & ((\bus_inst|arbiter_inst|state.M2~q  & (\bus_inst|arbiter_inst|split_owner.SM2~q )) # (!\bus_inst|arbiter_inst|state.M2~q  & ((\bus_inst|arbiter_inst|split_owner.SM1~q )))))

	.dataa(\bus_inst|arbiter_inst|state.M2~q ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~6 .lut_mask = 16'h0D08;
defparam \bus_inst|arbiter_inst|split_owner~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N0
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~7 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~7_combout  = (\bus_inst|arbiter_inst|state.IDLE~q  & \bus_inst|arbiter_inst|split_owner~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|state.IDLE~q ),
	.datad(\bus_inst|arbiter_inst|split_owner~6_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~7 .lut_mask = 16'hF000;
defparam \bus_inst|arbiter_inst|split_owner~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N6
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~9 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~9_combout  = (\bus_inst|arbiter_inst|always0~3_combout  & (\rstn~input_o  & ((\bus_inst|arbiter_inst|split_owner~7_combout ) # (!\bus_inst|arbiter_inst|split_owner~5_combout ))))

	.dataa(\bus_inst|arbiter_inst|always0~3_combout ),
	.datab(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.datac(\bus_inst|arbiter_inst|split_owner~7_combout ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~9 .lut_mask = 16'hA200;
defparam \bus_inst|arbiter_inst|split_owner~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N12
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~10 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~10_combout  = (\bus_inst|arbiter_inst|split_owner~9_combout  & (((!\bus_inst|arbiter_inst|split_owner~8_combout  & \bus_inst|arbiter_inst|split_owner.NONE~q )) # (!\bus_inst|arbiter_inst|split_owner~5_combout ))) # 
// (!\bus_inst|arbiter_inst|split_owner~9_combout  & (!\bus_inst|arbiter_inst|split_owner~8_combout  & (\bus_inst|arbiter_inst|split_owner.NONE~q )))

	.dataa(\bus_inst|arbiter_inst|split_owner~9_combout ),
	.datab(\bus_inst|arbiter_inst|split_owner~8_combout ),
	.datac(\bus_inst|arbiter_inst|split_owner.NONE~q ),
	.datad(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~10 .lut_mask = 16'h30BA;
defparam \bus_inst|arbiter_inst|split_owner~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N13
dffeas \bus_inst|arbiter_inst|split_owner.NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|split_owner~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|split_owner.NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner.NONE .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|split_owner.NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N16
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector1~1 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector1~1_combout  = (\slave3|u_if|ssplit~q  & (\master1_inst|mbreq~q  & (\bus_inst|arbiter_inst|split_owner.NONE~q ))) # (!\slave3|u_if|ssplit~q  & ((\master1_inst|mbreq~q ) # ((\bus_inst|arbiter_inst|split_owner.SM1~q ))))

	.dataa(\slave3|u_if|ssplit~q ),
	.datab(\master1_inst|mbreq~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.NONE~q ),
	.datad(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector1~1 .lut_mask = 16'hD5C4;
defparam \bus_inst|arbiter_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N22
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector1~2 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector1~2_combout  = (\bus_inst|arbiter_inst|Selector1~1_combout  & \bus_inst|arbiter_inst|state.M1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|Selector1~1_combout ),
	.datad(\bus_inst|arbiter_inst|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector1~2 .lut_mask = 16'hF000;
defparam \bus_inst|arbiter_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N23
dffeas \bus_inst|arbiter_inst|bgrant1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|bgrant1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|bgrant1 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|bgrant1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N26
cycloneive_lcell_comb \master1_inst|Selector19~0 (
// Equation(s):
// \master1_inst|Selector19~0_combout  = (\master1_inst|state.IDLE~q  & (!\bus_inst|arbiter_inst|bgrant1~q  & (\master1_inst|state.REQ~q ))) # (!\master1_inst|state.IDLE~q  & ((\m1_wvalid~q ) # ((!\bus_inst|arbiter_inst|bgrant1~q  & \master1_inst|state.REQ~q 
// ))))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\bus_inst|arbiter_inst|bgrant1~q ),
	.datac(\master1_inst|state.REQ~q ),
	.datad(\m1_wvalid~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector19~0 .lut_mask = 16'h7530;
defparam \master1_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N27
dffeas \master1_inst|state.REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.REQ .is_wysiwyg = "true";
defparam \master1_inst|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N4
cycloneive_lcell_comb \master1_inst|Selector0~0 (
// Equation(s):
// \master1_inst|Selector0~0_combout  = (\master1_inst|state.REQ~q ) # ((\master1_inst|state.IDLE~q  & \master1_inst|mbreq~q ))

	.dataa(\master1_inst|state.REQ~q ),
	.datab(\master1_inst|state.IDLE~q ),
	.datac(\master1_inst|mbreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector0~0 .lut_mask = 16'hEAEA;
defparam \master1_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N5
dffeas \master1_inst|mbreq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mbreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mbreq .is_wysiwyg = "true";
defparam \master1_inst|mbreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N12
cycloneive_lcell_comb \slave3|u_if|sready~0 (
// Equation(s):
// \slave3|u_if|sready~0_combout  = (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|sready~q )) # (!\slave3|u_if|state.IDLE~q  & ((!\bus_inst|addr_decoder|mvalid[2]~3_combout )))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave3|u_if|sready~q ),
	.datad(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|sready~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|sready~0 .lut_mask = 16'hA0F5;
defparam \slave3|u_if|sready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N13
dffeas \slave3|u_if|sready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|sready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rstn~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|sready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|sready .is_wysiwyg = "true";
defparam \slave3|u_if|sready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y66_N30
cycloneive_lcell_comb \slave1|u_if|sready~0 (
// Equation(s):
// \slave1|u_if|sready~0_combout  = (\slave1|u_if|state.IDLE~q  & (\slave1|u_if|sready~q )) # (!\slave1|u_if|state.IDLE~q  & ((!\bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(gnd),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_if|sready~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|sready~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|sready~0 .lut_mask = 16'hC0F3;
defparam \slave1|u_if|sready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y66_N31
dffeas \slave1|u_if|sready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|sready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rstn~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|sready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|sready .is_wysiwyg = "true";
defparam \slave1|u_if|sready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N10
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_split_addr~0 (
// Equation(s):
// \bus_inst|addr_decoder|slave_split_addr~0_combout  = (\rstn~input_o  & (\bus_inst|addr_decoder|state.WAIT_TXN~q  & \bus_inst|addr_decoder|slave_addr [0]))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datac(gnd),
	.datad(\bus_inst|addr_decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_split_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr~0 .lut_mask = 16'h8800;
defparam \bus_inst|addr_decoder|slave_split_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N12
cycloneive_lcell_comb \bus_inst|addr_decoder|split_pending~0 (
// Equation(s):
// \bus_inst|addr_decoder|split_pending~0_combout  = (\slave3|u_if|ssplit~q  & \bus_inst|addr_decoder|state.WAIT_TXN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|split_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|split_pending~0 .lut_mask = 16'hF000;
defparam \bus_inst|addr_decoder|split_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N8
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_split_addr~3 (
// Equation(s):
// \bus_inst|addr_decoder|slave_split_addr~3_combout  = (\rstn~input_o  & (\bus_inst|addr_decoder|state.WAIT_TXN~q  & \bus_inst|addr_decoder|slave_addr [2]))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datac(gnd),
	.datad(\bus_inst|addr_decoder|slave_addr [2]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_split_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr~3 .lut_mask = 16'h8800;
defparam \bus_inst|addr_decoder|slave_split_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N9
dffeas \bus_inst|addr_decoder|slave_split_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|slave_split_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|slave_split_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_split_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_split_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N14
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector4~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector4~0_combout  = (\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\bus_inst|addr_decoder|state.IDLE~q  & (\bus_inst|addr_decoder|slave_split_addr [2]))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|state.IDLE~q ),
	.datac(\bus_inst|addr_decoder|slave_split_addr [2]),
	.datad(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector4~0 .lut_mask = 16'hFC30;
defparam \bus_inst|addr_decoder|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N14
cycloneive_lcell_comb \bus_inst|addr_decoder|counter~2 (
// Equation(s):
// \bus_inst|addr_decoder|counter~2_combout  = (\rstn~input_o  & (\bus_inst|addr_decoder|Equal0~0_combout  & \bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|Equal0~0_combout ),
	.datac(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter~2 .lut_mask = 16'h8080;
defparam \bus_inst|addr_decoder|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N26
cycloneive_lcell_comb \bus_inst|addr_decoder|counter~6 (
// Equation(s):
// \bus_inst|addr_decoder|counter~6_combout  = (\bus_inst|addr_decoder|counter~2_combout  & (\bus_inst|addr_decoder|counter [0] $ (\bus_inst|addr_decoder|counter [1])))

	.dataa(\bus_inst|addr_decoder|counter [0]),
	.datab(\bus_inst|addr_decoder|counter~2_combout ),
	.datac(\bus_inst|addr_decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter~6 .lut_mask = 16'h4848;
defparam \bus_inst|addr_decoder|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N24
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector14~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector14~0_combout  = (\bus_inst|addr_decoder|state.S_CONNECT~q  & !\bus_inst|addr_decoder|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datad(\bus_inst|addr_decoder|always1~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector14~0 .lut_mask = 16'h00F0;
defparam \bus_inst|addr_decoder|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N4
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector13~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector13~0_combout  = (\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q  & (((!\bus_inst|mctrl_mux|dout[0]~0_combout  & \bus_inst|addr_decoder|Selector14~0_combout )) # (!\bus_inst|addr_decoder|Equal0~0_combout ))) # 
// (!\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q  & (!\bus_inst|mctrl_mux|dout[0]~0_combout  & ((\bus_inst|addr_decoder|Selector14~0_combout ))))

	.dataa(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datab(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datac(\bus_inst|addr_decoder|Equal0~0_combout ),
	.datad(\bus_inst|addr_decoder|Selector14~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector13~0 .lut_mask = 16'h3B0A;
defparam \bus_inst|addr_decoder|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N5
dffeas \bus_inst|addr_decoder|state.S_CONNECT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|state.S_CONNECT .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|state.S_CONNECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N24
cycloneive_lcell_comb \bus_inst|arbiter_inst|always0~4 (
// Equation(s):
// \bus_inst|arbiter_inst|always0~4_combout  = (\bus_inst|arbiter_inst|split_owner.SM2~q  & !\slave3|u_if|ssplit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datad(\slave3|u_if|ssplit~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|always0~4 .lut_mask = 16'h00F0;
defparam \bus_inst|arbiter_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N14
cycloneive_lcell_comb \master2_inst|counter[0]~8 (
// Equation(s):
// \master2_inst|counter[0]~8_combout  = \master2_inst|counter [0] $ (VCC)
// \master2_inst|counter[0]~9  = CARRY(\master2_inst|counter [0])

	.dataa(gnd),
	.datab(\master2_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master2_inst|counter[0]~8_combout ),
	.cout(\master2_inst|counter[0]~9 ));
// synopsys translate_off
defparam \master2_inst|counter[0]~8 .lut_mask = 16'h33CC;
defparam \master2_inst|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N20
cycloneive_lcell_comb \master2_inst|counter[3]~14 (
// Equation(s):
// \master2_inst|counter[3]~14_combout  = (\master2_inst|counter [3] & (!\master2_inst|counter[2]~13 )) # (!\master2_inst|counter [3] & ((\master2_inst|counter[2]~13 ) # (GND)))
// \master2_inst|counter[3]~15  = CARRY((!\master2_inst|counter[2]~13 ) # (!\master2_inst|counter [3]))

	.dataa(\master2_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[2]~13 ),
	.combout(\master2_inst|counter[3]~14_combout ),
	.cout(\master2_inst|counter[3]~15 ));
// synopsys translate_off
defparam \master2_inst|counter[3]~14 .lut_mask = 16'h5A5F;
defparam \master2_inst|counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N22
cycloneive_lcell_comb \master2_inst|counter[4]~16 (
// Equation(s):
// \master2_inst|counter[4]~16_combout  = (\master2_inst|counter [4] & (\master2_inst|counter[3]~15  $ (GND))) # (!\master2_inst|counter [4] & (!\master2_inst|counter[3]~15  & VCC))
// \master2_inst|counter[4]~17  = CARRY((\master2_inst|counter [4] & !\master2_inst|counter[3]~15 ))

	.dataa(\master2_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[3]~15 ),
	.combout(\master2_inst|counter[4]~16_combout ),
	.cout(\master2_inst|counter[4]~17 ));
// synopsys translate_off
defparam \master2_inst|counter[4]~16 .lut_mask = 16'hA50A;
defparam \master2_inst|counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N18
cycloneive_lcell_comb \master1_inst|counter[1]~10 (
// Equation(s):
// \master1_inst|counter[1]~10_combout  = (\rstn~input_o  & !\bus_inst|addr_decoder|ack~q )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\bus_inst|addr_decoder|ack~q ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~10 .lut_mask = 16'h00CC;
defparam \master1_inst|counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N2
cycloneive_lcell_comb \master2_inst|Equal0~2 (
// Equation(s):
// \master2_inst|Equal0~2_combout  = (!\master2_inst|counter [0] & !\master2_inst|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_inst|counter [0]),
	.datad(\master2_inst|counter [1]),
	.cin(gnd),
	.combout(\master2_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Equal0~2 .lut_mask = 16'h000F;
defparam \master2_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y66_N9
dffeas \bus_inst|arbiter_inst|bgrant2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|bgrant2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|bgrant2 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|bgrant2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \m2_wvalid~0 (
// Equation(s):
// \m2_wvalid~0_combout  = (\start_sync~q  & (\rstn~input_o  & (\master_select_sw~input_o  & !\start_prev~q )))

	.dataa(\start_sync~q ),
	.datab(\rstn~input_o ),
	.datac(\master_select_sw~input_o ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\m2_wvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wvalid~0 .lut_mask = 16'h0080;
defparam \m2_wvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N11
dffeas m2_wvalid(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_wvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_wvalid.is_wysiwyg = "true";
defparam m2_wvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \master2_inst|Selector19~0 (
// Equation(s):
// \master2_inst|Selector19~0_combout  = (\bus_inst|arbiter_inst|bgrant2~q  & (\m2_wvalid~q  & ((!\master2_inst|state.IDLE~q )))) # (!\bus_inst|arbiter_inst|bgrant2~q  & ((\master2_inst|state.REQ~q ) # ((\m2_wvalid~q  & !\master2_inst|state.IDLE~q ))))

	.dataa(\bus_inst|arbiter_inst|bgrant2~q ),
	.datab(\m2_wvalid~q ),
	.datac(\master2_inst|state.REQ~q ),
	.datad(\master2_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector19~0 .lut_mask = 16'h50DC;
defparam \master2_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N11
dffeas \master2_inst|state.REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.REQ .is_wysiwyg = "true";
defparam \master2_inst|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \master2_inst|Selector20~0 (
// Equation(s):
// \master2_inst|Selector20~0_combout  = (\master2_inst|state.SLAVE_ADDR~q  & (((\bus_inst|arbiter_inst|bgrant2~q  & \master2_inst|state.REQ~q )) # (!\bus_inst|addr_decoder|ack~q ))) # (!\master2_inst|state.SLAVE_ADDR~q  & (((\bus_inst|arbiter_inst|bgrant2~q 
//  & \master2_inst|state.REQ~q ))))

	.dataa(\master2_inst|state.SLAVE_ADDR~q ),
	.datab(\bus_inst|addr_decoder|ack~q ),
	.datac(\bus_inst|arbiter_inst|bgrant2~q ),
	.datad(\master2_inst|state.REQ~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector20~0 .lut_mask = 16'hF222;
defparam \master2_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N14
cycloneive_lcell_comb \master2_inst|Equal0~4 (
// Equation(s):
// \master2_inst|Equal0~4_combout  = (!\master2_inst|counter [1] & (\master2_inst|counter [2] & (\master2_inst|Decoder0~0_combout  & !\master2_inst|counter [0])))

	.dataa(\master2_inst|counter [1]),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|Decoder0~0_combout ),
	.datad(\master2_inst|counter [0]),
	.cin(gnd),
	.combout(\master2_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Equal0~4 .lut_mask = 16'h0040;
defparam \master2_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \master2_inst|Selector20~1 (
// Equation(s):
// \master2_inst|Selector20~1_combout  = (\master2_inst|Selector20~0_combout ) # ((\master2_inst|state.SLAVE_ADDR~q  & ((\master2_inst|counter [3]) # (!\master2_inst|Equal0~4_combout ))))

	.dataa(\master2_inst|counter [3]),
	.datab(\master2_inst|Selector20~0_combout ),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector20~1 .lut_mask = 16'hECFC;
defparam \master2_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \master2_inst|state.SLAVE_ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.SLAVE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.SLAVE_ADDR .is_wysiwyg = "true";
defparam \master2_inst|state.SLAVE_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N16
cycloneive_lcell_comb \master2_inst|counter[3]~23 (
// Equation(s):
// \master2_inst|counter[3]~23_combout  = (\master2_inst|counter [2] & (\master2_inst|state.SLAVE_ADDR~q  & !\master2_inst|counter [3]))

	.dataa(gnd),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|counter [3]),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~23 .lut_mask = 16'h00C0;
defparam \master2_inst|counter[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N6
cycloneive_lcell_comb \master2_inst|counter[3]~24 (
// Equation(s):
// \master2_inst|counter[3]~24_combout  = (\master1_inst|counter[1]~10_combout  & (\master2_inst|Equal0~2_combout  & (\master2_inst|Decoder0~0_combout  & \master2_inst|counter[3]~23_combout )))

	.dataa(\master1_inst|counter[1]~10_combout ),
	.datab(\master2_inst|Equal0~2_combout ),
	.datac(\master2_inst|Decoder0~0_combout ),
	.datad(\master2_inst|counter[3]~23_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~24 .lut_mask = 16'h8000;
defparam \master2_inst|counter[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \mode_sw~input (
	.i(mode_sw),
	.ibar(gnd),
	.o(\mode_sw~input_o ));
// synopsys translate_off
defparam \mode_sw~input .bus_hold = "false";
defparam \mode_sw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N20
cycloneive_lcell_comb \m2_wen~0 (
// Equation(s):
// \m2_wen~0_combout  = (\rstn~input_o  & \mode_sw~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\mode_sw~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2_wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wen~0 .lut_mask = 16'hC0C0;
defparam \m2_wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \m2_addr[2]~0 (
// Equation(s):
// \m2_addr[2]~0_combout  = ((\master_select_sw~input_o  & (\start_sync~q  & !\start_prev~q ))) # (!\rstn~input_o )

	.dataa(\master_select_sw~input_o ),
	.datab(\rstn~input_o ),
	.datac(\start_sync~q ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\m2_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_addr[2]~0 .lut_mask = 16'h33B3;
defparam \m2_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N1
dffeas m2_wen(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2_wen~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_wen.is_wysiwyg = "true";
defparam m2_wen.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N24
cycloneive_lcell_comb \master2_inst|mode~0 (
// Equation(s):
// \master2_inst|mode~0_combout  = (\rstn~input_o  & (\m2_wvalid~q  & \m2_wen~q ))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(\m2_wen~q ),
	.cin(gnd),
	.combout(\master2_inst|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|mode~0 .lut_mask = 16'hC000;
defparam \master2_inst|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N4
cycloneive_lcell_comb \master2_inst|wdata[2]~0 (
// Equation(s):
// \master2_inst|wdata[2]~0_combout  = (!\master2_inst|state.IDLE~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\master2_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_inst|wdata[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata[2]~0 .lut_mask = 16'h0FFF;
defparam \master2_inst|wdata[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N25
dffeas \master2_inst|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mode .is_wysiwyg = "true";
defparam \master2_inst|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \bus_inst|arbiter_inst|msplit2~0 (
// Equation(s):
// \bus_inst|arbiter_inst|msplit2~0_combout  = (\bus_inst|arbiter_inst|state.M2~q  & ((\bus_inst|arbiter_inst|always0~3_combout ) # ((\bus_inst|arbiter_inst|msplit2~q  & !\bus_inst|arbiter_inst|always0~4_combout )))) # (!\bus_inst|arbiter_inst|state.M2~q  & 
// (((\bus_inst|arbiter_inst|msplit2~q ))))

	.dataa(\bus_inst|arbiter_inst|always0~3_combout ),
	.datab(\bus_inst|arbiter_inst|state.M2~q ),
	.datac(\bus_inst|arbiter_inst|msplit2~q ),
	.datad(\bus_inst|arbiter_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|msplit2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msplit2~0 .lut_mask = 16'hB8F8;
defparam \bus_inst|arbiter_inst|msplit2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N3
dffeas \bus_inst|arbiter_inst|msplit2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|msplit2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|msplit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msplit2 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|msplit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \master2_inst|Selector22~0 (
// Equation(s):
// \master2_inst|Selector22~0_combout  = (\master2_inst|state.RDATA~q  & (((\master2_inst|state.SPLIT~q  & \bus_inst|arbiter_inst|bgrant2~q )) # (!\master2_inst|Equal2~0_combout ))) # (!\master2_inst|state.RDATA~q  & (\master2_inst|state.SPLIT~q  & 
// (\bus_inst|arbiter_inst|bgrant2~q )))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\master2_inst|state.SPLIT~q ),
	.datac(\bus_inst|arbiter_inst|bgrant2~q ),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector22~0 .lut_mask = 16'hC0EA;
defparam \master2_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N10
cycloneive_lcell_comb \master2_inst|Equal0~3 (
// Equation(s):
// \master2_inst|Equal0~3_combout  = (\master2_inst|Decoder0~0_combout  & (\master2_inst|counter [2] & (!\master2_inst|counter [3] & \master2_inst|Equal0~2_combout )))

	.dataa(\master2_inst|Decoder0~0_combout ),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|counter [3]),
	.datad(\master2_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Equal0~3 .lut_mask = 16'h0800;
defparam \master2_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \master2_inst|Selector26~3 (
// Equation(s):
// \master2_inst|Selector26~3_combout  = (\master2_inst|state.ADDR~q  & ((!\master2_inst|Equal0~4_combout ) # (!\master2_inst|counter [3])))

	.dataa(\master2_inst|counter [3]),
	.datab(gnd),
	.datac(\master2_inst|state.ADDR~q ),
	.datad(\master2_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector26~3 .lut_mask = 16'h50F0;
defparam \master2_inst|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \master2_inst|Selector21~0 (
// Equation(s):
// \master2_inst|Selector21~0_combout  = (\master2_inst|Selector26~3_combout ) # ((\master2_inst|state.SLAVE_ADDR~q  & (\bus_inst|addr_decoder|ack~q  & \master2_inst|Equal0~3_combout )))

	.dataa(\master2_inst|state.SLAVE_ADDR~q ),
	.datab(\bus_inst|addr_decoder|ack~q ),
	.datac(\master2_inst|Equal0~3_combout ),
	.datad(\master2_inst|Selector26~3_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector21~0 .lut_mask = 16'hFF80;
defparam \master2_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \master2_inst|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.ADDR .is_wysiwyg = "true";
defparam \master2_inst|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \master2_inst|Selector23~0 (
// Equation(s):
// \master2_inst|Selector23~0_combout  = (\master2_inst|counter [3] & (\master2_inst|state.ADDR~q  & \master2_inst|Equal0~4_combout ))

	.dataa(\master2_inst|counter [3]),
	.datab(gnd),
	.datac(\master2_inst|state.ADDR~q ),
	.datad(\master2_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector23~0 .lut_mask = 16'hA000;
defparam \master2_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \master2_inst|Selector22~1 (
// Equation(s):
// \master2_inst|Selector22~1_combout  = (\master2_inst|mode~q  & (!\bus_inst|arbiter_inst|msplit2~q  & (\master2_inst|Selector22~0_combout ))) # (!\master2_inst|mode~q  & ((\master2_inst|Selector23~0_combout ) # ((!\bus_inst|arbiter_inst|msplit2~q  & 
// \master2_inst|Selector22~0_combout ))))

	.dataa(\master2_inst|mode~q ),
	.datab(\bus_inst|arbiter_inst|msplit2~q ),
	.datac(\master2_inst|Selector22~0_combout ),
	.datad(\master2_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector22~1 .lut_mask = 16'h7530;
defparam \master2_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \master2_inst|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.RDATA .is_wysiwyg = "true";
defparam \master2_inst|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \master2_inst|Selector24~0 (
// Equation(s):
// \master2_inst|Selector24~0_combout  = (\master2_inst|state.SPLIT~q  & (((\bus_inst|arbiter_inst|msplit2~q ) # (!\bus_inst|arbiter_inst|bgrant2~q )))) # (!\master2_inst|state.SPLIT~q  & (\master2_inst|state.RDATA~q  & ((\bus_inst|arbiter_inst|msplit2~q 
// ))))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\bus_inst|arbiter_inst|bgrant2~q ),
	.datac(\master2_inst|state.SPLIT~q ),
	.datad(\bus_inst|arbiter_inst|msplit2~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector24~0 .lut_mask = 16'hFA30;
defparam \master2_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N29
dffeas \master2_inst|state.SPLIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.SPLIT .is_wysiwyg = "true";
defparam \master2_inst|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \master2_inst|counter[3]~25 (
// Equation(s):
// \master2_inst|counter[3]~25_combout  = (\master2_inst|state.RDATA~q  & (\rstn~input_o  & \bus_inst|arbiter_inst|msplit2~q ))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\bus_inst|arbiter_inst|msplit2~q ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~25 .lut_mask = 16'hA000;
defparam \master2_inst|counter[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \master2_inst|counter[3]~26 (
// Equation(s):
// \master2_inst|counter[3]~26_combout  = (\master2_inst|counter[3]~25_combout ) # ((\rstn~input_o  & ((\master2_inst|state.REQ~q ) # (\master2_inst|state.SPLIT~q ))))

	.dataa(\master2_inst|state.REQ~q ),
	.datab(\master2_inst|state.SPLIT~q ),
	.datac(\rstn~input_o ),
	.datad(\master2_inst|counter[3]~25_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~26 .lut_mask = 16'hFFE0;
defparam \master2_inst|counter[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N4
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_split_addr~2 (
// Equation(s):
// \bus_inst|addr_decoder|slave_split_addr~2_combout  = (\rstn~input_o  & (\bus_inst|addr_decoder|slave_addr [1] & \bus_inst|addr_decoder|state.WAIT_TXN~q ))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|slave_addr [1]),
	.datac(gnd),
	.datad(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_split_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr~2 .lut_mask = 16'h8800;
defparam \bus_inst|addr_decoder|slave_split_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N5
dffeas \bus_inst|addr_decoder|slave_split_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|slave_split_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|slave_split_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_split_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_split_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N8
cycloneive_lcell_comb \bus_inst|addr_decoder|ssel~1 (
// Equation(s):
// \bus_inst|addr_decoder|ssel~1_combout  = (!\bus_inst|addr_decoder|state.S_CONNECT~q  & (!\bus_inst|mctrl_mux|dout[0]~0_combout  & \bus_inst|arbiter_inst|split_grant~q ))

	.dataa(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datab(gnd),
	.datac(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datad(\bus_inst|arbiter_inst|split_grant~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|ssel~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel~1 .lut_mask = 16'h0500;
defparam \bus_inst|addr_decoder|ssel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N6
cycloneive_lcell_comb \bus_inst|addr_decoder|ssel~5 (
// Equation(s):
// \bus_inst|addr_decoder|ssel~5_combout  = (\bus_inst|addr_decoder|slave_addr [1] & ((\bus_inst|addr_decoder|state.S_CONNECT~q ) # ((\bus_inst|addr_decoder|slave_split_addr [1] & \bus_inst|addr_decoder|ssel~1_combout )))) # 
// (!\bus_inst|addr_decoder|slave_addr [1] & (\bus_inst|addr_decoder|slave_split_addr [1] & (\bus_inst|addr_decoder|ssel~1_combout )))

	.dataa(\bus_inst|addr_decoder|slave_addr [1]),
	.datab(\bus_inst|addr_decoder|slave_split_addr [1]),
	.datac(\bus_inst|addr_decoder|ssel~1_combout ),
	.datad(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|ssel~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel~5 .lut_mask = 16'hEAC0;
defparam \bus_inst|addr_decoder|ssel~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N2
cycloneive_lcell_comb \bus_inst|addr_decoder|ssel[1]~3 (
// Equation(s):
// \bus_inst|addr_decoder|ssel[1]~3_combout  = (\rstn~input_o  & ((\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ) # (\bus_inst|addr_decoder|state.WAIT_TXN~q )))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datac(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|ssel[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel[1]~3 .lut_mask = 16'hFC00;
defparam \bus_inst|addr_decoder|ssel[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N20
cycloneive_lcell_comb \bus_inst|addr_decoder|ssel[1]~4 (
// Equation(s):
// \bus_inst|addr_decoder|ssel[1]~4_combout  = (!\bus_inst|addr_decoder|ssel[1]~3_combout  & (((!\bus_inst|addr_decoder|always1~1_combout ) # (!\rstn~input_o )) # (!\bus_inst|addr_decoder|state.S_CONNECT~q )))

	.dataa(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|always1~1_combout ),
	.datad(\bus_inst|addr_decoder|ssel[1]~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|ssel[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel[1]~4 .lut_mask = 16'h007F;
defparam \bus_inst|addr_decoder|ssel[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N7
dffeas \bus_inst|addr_decoder|ssel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|ssel~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|ssel[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|ssel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel[1] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|ssel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N2
cycloneive_lcell_comb \slave3|u_if|Add1~0 (
// Equation(s):
// \slave3|u_if|Add1~0_combout  = \slave3|u_if|split_counter [0] $ (VCC)
// \slave3|u_if|Add1~1  = CARRY(\slave3|u_if|split_counter [0])

	.dataa(\slave3|u_if|split_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave3|u_if|Add1~0_combout ),
	.cout(\slave3|u_if|Add1~1 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~0 .lut_mask = 16'h55AA;
defparam \slave3|u_if|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N30
cycloneive_lcell_comb \slave3|u_if|Selector21~0 (
// Equation(s):
// \slave3|u_if|Selector21~0_combout  = (\slave3|u_if|state.RDATA~q  & ((!\slave3|u_if|read_done~q ) # (!\bus_inst|arbiter_inst|split_grant~q )))

	.dataa(gnd),
	.datab(\bus_inst|arbiter_inst|split_grant~q ),
	.datac(\slave3|u_if|read_done~q ),
	.datad(\slave3|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector21~0 .lut_mask = 16'h3F00;
defparam \slave3|u_if|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N28
cycloneive_lcell_comb \slave3|u_if|Selector25~2 (
// Equation(s):
// \slave3|u_if|Selector25~2_combout  = (\slave3|u_if|state.RDATA~q  & ((\slave3|u_if|Equal1~1_combout ) # (\slave3|u_if|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\slave3|u_if|state.RDATA~q ),
	.datac(\slave3|u_if|Equal1~1_combout ),
	.datad(\slave3|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector25~2 .lut_mask = 16'hCCC0;
defparam \slave3|u_if|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N8
cycloneive_lcell_comb \slave3|u_if|counter[0]~10 (
// Equation(s):
// \slave3|u_if|counter[0]~10_combout  = \slave3|u_if|counter [0] $ (VCC)
// \slave3|u_if|counter[0]~11  = CARRY(\slave3|u_if|counter [0])

	.dataa(gnd),
	.datab(\slave3|u_if|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave3|u_if|counter[0]~10_combout ),
	.cout(\slave3|u_if|counter[0]~11 ));
// synopsys translate_off
defparam \slave3|u_if|counter[0]~10 .lut_mask = 16'h33CC;
defparam \slave3|u_if|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N6
cycloneive_lcell_comb \slave3|u_if|Equal0~1 (
// Equation(s):
// \slave3|u_if|Equal0~1_combout  = (!\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & \slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal0~1 .lut_mask = 16'h5000;
defparam \slave3|u_if|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N4
cycloneive_lcell_comb \slave3|u_if|Equal0~2 (
// Equation(s):
// \slave3|u_if|Equal0~2_combout  = (\slave3|u_if|Equal0~1_combout  & (\slave3|u_if|counter [3] & \slave3|u_if|Equal0~0_combout ))

	.dataa(\slave3|u_if|Equal0~1_combout ),
	.datab(gnd),
	.datac(\slave3|u_if|counter [3]),
	.datad(\slave3|u_if|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal0~2 .lut_mask = 16'hA000;
defparam \slave3|u_if|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N30
cycloneive_lcell_comb \slave3|u_if|Selector72~0 (
// Equation(s):
// \slave3|u_if|Selector72~0_combout  = (\bus_inst|addr_decoder|mvalid[2]~3_combout  & (((!\slave3|u_if|Equal0~2_combout  & \slave3|u_if|state.ADDR~q )) # (!\slave3|u_if|state.IDLE~q ))) # (!\bus_inst|addr_decoder|mvalid[2]~3_combout  & 
// (((\slave3|u_if|state.ADDR~q ))))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datab(\slave3|u_if|Equal0~2_combout ),
	.datac(\slave3|u_if|state.ADDR~q ),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector72~0 .lut_mask = 16'h70FA;
defparam \slave3|u_if|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N31
dffeas \slave3|u_if|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.ADDR .is_wysiwyg = "true";
defparam \slave3|u_if|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N0
cycloneive_lcell_comb \slave3|u_if|Equal2~0 (
// Equation(s):
// \slave3|u_if|Equal2~0_combout  = (\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & \slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal2~0 .lut_mask = 16'hA000;
defparam \slave3|u_if|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N24
cycloneive_lcell_comb \slave3|u_if|counter[4]~13 (
// Equation(s):
// \slave3|u_if|counter[4]~13_combout  = (\slave3|u_if|state.ADDR~q  & (((!\slave3|u_if|Equal0~1_combout ) # (!\slave3|u_if|counter [3])))) # (!\slave3|u_if|state.ADDR~q  & (((\slave3|u_if|counter [3])) # (!\slave3|u_if|Equal2~0_combout )))

	.dataa(\slave3|u_if|state.ADDR~q ),
	.datab(\slave3|u_if|Equal2~0_combout ),
	.datac(\slave3|u_if|counter [3]),
	.datad(\slave3|u_if|Equal0~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~13 .lut_mask = 16'h5BFB;
defparam \slave3|u_if|counter[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N30
cycloneive_lcell_comb \slave3|u_if|counter[4]~31 (
// Equation(s):
// \slave3|u_if|counter[4]~31_combout  = (\slave3|u_if|state.IDLE~q  & (\rstn~input_o  & ((\slave3|u_if|counter[4]~13_combout ) # (!\slave3|u_if|Equal0~0_combout ))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(\slave3|u_if|Equal0~0_combout ),
	.datad(\slave3|u_if|counter[4]~13_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~31 .lut_mask = 16'h8808;
defparam \slave3|u_if|counter[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N2
cycloneive_lcell_comb \slave3|u_if|counter[4]~14 (
// Equation(s):
// \slave3|u_if|counter[4]~14_combout  = (!\slave3|u_if|counter[4]~31_combout  & ((\slave3|u_if|state.IDLE~q ) # ((!\bus_inst|addr_decoder|mvalid[2]~3_combout ) # (!\rstn~input_o ))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(\slave3|u_if|counter[4]~31_combout ),
	.datad(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~14 .lut_mask = 16'h0B0F;
defparam \slave3|u_if|counter[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N28
cycloneive_lcell_comb \slave3|u_if|state~19 (
// Equation(s):
// \slave3|u_if|state~19_combout  = (\slave3|u_if|state.WDATA~q  & (\slave3|u_if|Equal2~1_combout  & (\rstn~input_o  & \bus_inst|addr_decoder|mvalid[2]~3_combout )))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|Equal2~1_combout ),
	.datac(\rstn~input_o ),
	.datad(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|state~19 .lut_mask = 16'h8000;
defparam \slave3|u_if|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N29
dffeas \slave3|u_if|state.WDATA_MEM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.WDATA_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.WDATA_MEM .is_wysiwyg = "true";
defparam \slave3|u_if|state.WDATA_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N14
cycloneive_lcell_comb \slave3|u_if|mem_addr~0 (
// Equation(s):
// \slave3|u_if|mem_addr~0_combout  = (\slave3|u_if|state.RDATA~q ) # (\slave3|u_if|state.WDATA_MEM~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.RDATA~q ),
	.datad(\slave3|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave3|u_if|mem_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|mem_addr~0 .lut_mask = 16'hFFF0;
defparam \slave3|u_if|mem_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N8
cycloneive_lcell_comb \slave3|u_if|counter[4]~15 (
// Equation(s):
// \slave3|u_if|counter[4]~15_combout  = (\rstn~input_o  & ((\slave3|u_if|state.ADDR~q ) # (\slave3|u_if|state.WDATA~q )))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\slave3|u_if|state.ADDR~q ),
	.datad(\slave3|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~15 .lut_mask = 16'hCCC0;
defparam \slave3|u_if|counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N4
cycloneive_lcell_comb \slave3|u_if|counter[4]~16 (
// Equation(s):
// \slave3|u_if|counter[4]~16_combout  = (\slave3|u_if|mem_addr~0_combout  & (!\rstn~input_o  & ((\bus_inst|addr_decoder|mvalid[2]~3_combout ) # (!\slave3|u_if|counter[4]~15_combout )))) # (!\slave3|u_if|mem_addr~0_combout  & 
// (((\bus_inst|addr_decoder|mvalid[2]~3_combout ) # (!\slave3|u_if|counter[4]~15_combout ))))

	.dataa(\slave3|u_if|mem_addr~0_combout ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datad(\slave3|u_if|counter[4]~15_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~16 .lut_mask = 16'h7077;
defparam \slave3|u_if|counter[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y65_N9
dffeas \slave3|u_if|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[0] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N10
cycloneive_lcell_comb \slave3|u_if|counter[1]~17 (
// Equation(s):
// \slave3|u_if|counter[1]~17_combout  = (\slave3|u_if|counter [1] & (!\slave3|u_if|counter[0]~11 )) # (!\slave3|u_if|counter [1] & ((\slave3|u_if|counter[0]~11 ) # (GND)))
// \slave3|u_if|counter[1]~18  = CARRY((!\slave3|u_if|counter[0]~11 ) # (!\slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[0]~11 ),
	.combout(\slave3|u_if|counter[1]~17_combout ),
	.cout(\slave3|u_if|counter[1]~18 ));
// synopsys translate_off
defparam \slave3|u_if|counter[1]~17 .lut_mask = 16'h5A5F;
defparam \slave3|u_if|counter[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N11
dffeas \slave3|u_if|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[1] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N12
cycloneive_lcell_comb \slave3|u_if|counter[2]~19 (
// Equation(s):
// \slave3|u_if|counter[2]~19_combout  = (\slave3|u_if|counter [2] & (\slave3|u_if|counter[1]~18  $ (GND))) # (!\slave3|u_if|counter [2] & (!\slave3|u_if|counter[1]~18  & VCC))
// \slave3|u_if|counter[2]~20  = CARRY((\slave3|u_if|counter [2] & !\slave3|u_if|counter[1]~18 ))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[1]~18 ),
	.combout(\slave3|u_if|counter[2]~19_combout ),
	.cout(\slave3|u_if|counter[2]~20 ));
// synopsys translate_off
defparam \slave3|u_if|counter[2]~19 .lut_mask = 16'hA50A;
defparam \slave3|u_if|counter[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N13
dffeas \slave3|u_if|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[2] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N14
cycloneive_lcell_comb \slave3|u_if|counter[3]~21 (
// Equation(s):
// \slave3|u_if|counter[3]~21_combout  = (\slave3|u_if|counter [3] & (!\slave3|u_if|counter[2]~20 )) # (!\slave3|u_if|counter [3] & ((\slave3|u_if|counter[2]~20 ) # (GND)))
// \slave3|u_if|counter[3]~22  = CARRY((!\slave3|u_if|counter[2]~20 ) # (!\slave3|u_if|counter [3]))

	.dataa(gnd),
	.datab(\slave3|u_if|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[2]~20 ),
	.combout(\slave3|u_if|counter[3]~21_combout ),
	.cout(\slave3|u_if|counter[3]~22 ));
// synopsys translate_off
defparam \slave3|u_if|counter[3]~21 .lut_mask = 16'h3C3F;
defparam \slave3|u_if|counter[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N15
dffeas \slave3|u_if|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[3] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N16
cycloneive_lcell_comb \slave3|u_if|counter[4]~23 (
// Equation(s):
// \slave3|u_if|counter[4]~23_combout  = (\slave3|u_if|counter [4] & (\slave3|u_if|counter[3]~22  $ (GND))) # (!\slave3|u_if|counter [4] & (!\slave3|u_if|counter[3]~22  & VCC))
// \slave3|u_if|counter[4]~24  = CARRY((\slave3|u_if|counter [4] & !\slave3|u_if|counter[3]~22 ))

	.dataa(gnd),
	.datab(\slave3|u_if|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[3]~22 ),
	.combout(\slave3|u_if|counter[4]~23_combout ),
	.cout(\slave3|u_if|counter[4]~24 ));
// synopsys translate_off
defparam \slave3|u_if|counter[4]~23 .lut_mask = 16'hC30C;
defparam \slave3|u_if|counter[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N17
dffeas \slave3|u_if|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[4] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N18
cycloneive_lcell_comb \slave3|u_if|counter[5]~25 (
// Equation(s):
// \slave3|u_if|counter[5]~25_combout  = (\slave3|u_if|counter [5] & (!\slave3|u_if|counter[4]~24 )) # (!\slave3|u_if|counter [5] & ((\slave3|u_if|counter[4]~24 ) # (GND)))
// \slave3|u_if|counter[5]~26  = CARRY((!\slave3|u_if|counter[4]~24 ) # (!\slave3|u_if|counter [5]))

	.dataa(gnd),
	.datab(\slave3|u_if|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[4]~24 ),
	.combout(\slave3|u_if|counter[5]~25_combout ),
	.cout(\slave3|u_if|counter[5]~26 ));
// synopsys translate_off
defparam \slave3|u_if|counter[5]~25 .lut_mask = 16'h3C3F;
defparam \slave3|u_if|counter[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N19
dffeas \slave3|u_if|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[5] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N20
cycloneive_lcell_comb \slave3|u_if|counter[6]~27 (
// Equation(s):
// \slave3|u_if|counter[6]~27_combout  = (\slave3|u_if|counter [6] & (\slave3|u_if|counter[5]~26  $ (GND))) # (!\slave3|u_if|counter [6] & (!\slave3|u_if|counter[5]~26  & VCC))
// \slave3|u_if|counter[6]~28  = CARRY((\slave3|u_if|counter [6] & !\slave3|u_if|counter[5]~26 ))

	.dataa(gnd),
	.datab(\slave3|u_if|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|counter[5]~26 ),
	.combout(\slave3|u_if|counter[6]~27_combout ),
	.cout(\slave3|u_if|counter[6]~28 ));
// synopsys translate_off
defparam \slave3|u_if|counter[6]~27 .lut_mask = 16'hC30C;
defparam \slave3|u_if|counter[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N21
dffeas \slave3|u_if|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[6] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N22
cycloneive_lcell_comb \slave3|u_if|counter[7]~29 (
// Equation(s):
// \slave3|u_if|counter[7]~29_combout  = \slave3|u_if|counter [7] $ (\slave3|u_if|counter[6]~28 )

	.dataa(\slave3|u_if|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave3|u_if|counter[6]~28 ),
	.combout(\slave3|u_if|counter[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[7]~29 .lut_mask = 16'h5A5A;
defparam \slave3|u_if|counter[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y65_N23
dffeas \slave3|u_if|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|counter[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave3|u_if|counter[4]~14_combout ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|counter[7] .is_wysiwyg = "true";
defparam \slave3|u_if|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N26
cycloneive_lcell_comb \slave3|u_if|Equal0~0 (
// Equation(s):
// \slave3|u_if|Equal0~0_combout  = (!\slave3|u_if|counter [7] & (!\slave3|u_if|counter [6] & (!\slave3|u_if|counter [5] & !\slave3|u_if|counter [4])))

	.dataa(\slave3|u_if|counter [7]),
	.datab(\slave3|u_if|counter [6]),
	.datac(\slave3|u_if|counter [5]),
	.datad(\slave3|u_if|counter [4]),
	.cin(gnd),
	.combout(\slave3|u_if|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal0~0 .lut_mask = 16'h0001;
defparam \slave3|u_if|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y65_N28
cycloneive_lcell_comb \slave3|u_if|Equal2~1 (
// Equation(s):
// \slave3|u_if|Equal2~1_combout  = (\slave3|u_if|Equal0~0_combout  & (!\slave3|u_if|counter [3] & \slave3|u_if|Equal2~0_combout ))

	.dataa(\slave3|u_if|Equal0~0_combout ),
	.datab(gnd),
	.datac(\slave3|u_if|counter [3]),
	.datad(\slave3|u_if|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal2~1 .lut_mask = 16'h0A00;
defparam \slave3|u_if|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \m1_addr[4]~0 (
// Equation(s):
// \m1_addr[4]~0_combout  = ((!\master_select_sw~input_o  & (\start_sync~q  & !\start_prev~q ))) # (!\rstn~input_o )

	.dataa(\master_select_sw~input_o ),
	.datab(\rstn~input_o ),
	.datac(\start_sync~q ),
	.datad(\start_prev~q ),
	.cin(gnd),
	.combout(\m1_addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr[4]~0 .lut_mask = 16'h3373;
defparam \m1_addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N21
dffeas m1_wen(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_wen.is_wysiwyg = "true";
defparam m1_wen.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N28
cycloneive_lcell_comb \master1_inst|mode~0 (
// Equation(s):
// \master1_inst|mode~0_combout  = (\rstn~input_o  & (\m1_wvalid~q  & \m1_wen~q ))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(\m1_wen~q ),
	.cin(gnd),
	.combout(\master1_inst|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|mode~0 .lut_mask = 16'hA000;
defparam \master1_inst|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N2
cycloneive_lcell_comb \master1_inst|wdata[1]~0 (
// Equation(s):
// \master1_inst|wdata[1]~0_combout  = (!\master1_inst|state.IDLE~q ) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\master1_inst|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_inst|wdata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata[1]~0 .lut_mask = 16'h5F5F;
defparam \master1_inst|wdata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N29
dffeas \master1_inst|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mode .is_wysiwyg = "true";
defparam \master1_inst|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N10
cycloneive_lcell_comb \slave3|u_if|mode~0 (
// Equation(s):
// \slave3|u_if|mode~0_combout  = (\bus_inst|addr_decoder|mvalid[2]~3_combout  & ((\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|mode~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|mode~q ))))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datab(\master1_inst|mode~q ),
	.datac(\bus_inst|arbiter_inst|msel~q ),
	.datad(\master2_inst|mode~q ),
	.cin(gnd),
	.combout(\slave3|u_if|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|mode~0 .lut_mask = 16'hA808;
defparam \slave3|u_if|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N12
cycloneive_lcell_comb \slave3|u_if|counter[4]~12 (
// Equation(s):
// \slave3|u_if|counter[4]~12_combout  = (!\rstn~input_o ) # (!\slave3|u_if|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3|u_if|counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|counter[4]~12 .lut_mask = 16'h3F3F;
defparam \slave3|u_if|counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N11
dffeas \slave3|u_if|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\slave3|u_if|counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mode .is_wysiwyg = "true";
defparam \slave3|u_if|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N28
cycloneive_lcell_comb \slave3|u_if|Selector74~0 (
// Equation(s):
// \slave3|u_if|Selector74~0_combout  = (\slave3|u_if|state.ADDR~q  & (\slave3|u_if|Equal0~2_combout  & (\bus_inst|addr_decoder|mvalid[2]~3_combout  & \slave3|u_if|mode~q )))

	.dataa(\slave3|u_if|state.ADDR~q ),
	.datab(\slave3|u_if|Equal0~2_combout ),
	.datac(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datad(\slave3|u_if|mode~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector74~0 .lut_mask = 16'h8000;
defparam \slave3|u_if|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N16
cycloneive_lcell_comb \slave3|u_if|Selector74~1 (
// Equation(s):
// \slave3|u_if|Selector74~1_combout  = (\slave3|u_if|Selector74~0_combout ) # ((\slave3|u_if|state.WDATA~q  & ((!\slave3|u_if|Equal2~1_combout ) # (!\bus_inst|addr_decoder|mvalid[2]~3_combout ))))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datab(\slave3|u_if|Equal2~1_combout ),
	.datac(\slave3|u_if|state.WDATA~q ),
	.datad(\slave3|u_if|Selector74~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector74~1 .lut_mask = 16'hFF70;
defparam \slave3|u_if|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N17
dffeas \slave3|u_if|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector74~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.WDATA .is_wysiwyg = "true";
defparam \slave3|u_if|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N6
cycloneive_lcell_comb \slave3|u_if|WideOr1 (
// Equation(s):
// \slave3|u_if|WideOr1~combout  = (\slave3|u_if|state.WDATA~q ) # ((\slave3|u_if|state.RDATA_BUS~q ) # (\slave3|u_if|state.ADDR~q ))

	.dataa(gnd),
	.datab(\slave3|u_if|state.WDATA~q ),
	.datac(\slave3|u_if|state.RDATA_BUS~q ),
	.datad(\slave3|u_if|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3|u_if|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|WideOr1 .lut_mask = 16'hFFFC;
defparam \slave3|u_if|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N8
cycloneive_lcell_comb \slave3|u_if|Selector21~1 (
// Equation(s):
// \slave3|u_if|Selector21~1_combout  = (\slave3|u_if|Selector21~0_combout ) # ((\slave3|u_if|Selector25~2_combout ) # ((\slave3|u_if|mem_ren~q  & \slave3|u_if|WideOr1~combout )))

	.dataa(\slave3|u_if|Selector21~0_combout ),
	.datab(\slave3|u_if|Selector25~2_combout ),
	.datac(\slave3|u_if|mem_ren~q ),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector21~1 .lut_mask = 16'hFEEE;
defparam \slave3|u_if|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N9
dffeas \slave3|u_if|mem_ren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_ren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_ren .is_wysiwyg = "true";
defparam \slave3|u_if|mem_ren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N18
cycloneive_lcell_comb \slave3|u_if|Selector20~0 (
// Equation(s):
// \slave3|u_if|Selector20~0_combout  = (\slave3|u_if|state.WDATA_MEM~q ) # ((\slave3|u_if|mem_wen~q  & \slave3|u_if|WideOr1~combout ))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(gnd),
	.datac(\slave3|u_if|mem_wen~q ),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector20~0 .lut_mask = 16'hFAAA;
defparam \slave3|u_if|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N19
dffeas \slave3|u_if|mem_wen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wen .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N12
cycloneive_lcell_comb \slave3|u_mem|always0~1 (
// Equation(s):
// \slave3|u_mem|always0~1_combout  = (\slave3|u_if|mem_ren~q  & !\slave3|u_if|mem_wen~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|mem_ren~q ),
	.datad(\slave3|u_if|mem_wen~q ),
	.cin(gnd),
	.combout(\slave3|u_mem|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_mem|always0~1 .lut_mask = 16'h00F0;
defparam \slave3|u_mem|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N4
cycloneive_lcell_comb \slave3|u_mem|rvalid~feeder (
// Equation(s):
// \slave3|u_mem|rvalid~feeder_combout  = \slave3|u_mem|always0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_mem|always0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3|u_mem|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_mem|rvalid~feeder .lut_mask = 16'hF0F0;
defparam \slave3|u_mem|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N5
dffeas \slave3|u_mem|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_mem|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_mem|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_mem|rvalid .is_wysiwyg = "true";
defparam \slave3|u_mem|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N2
cycloneive_lcell_comb \slave3|u_if|Selector70~0 (
// Equation(s):
// \slave3|u_if|Selector70~0_combout  = (\slave3|u_if|state.ADDR~q  & ((\slave3|u_if|mode~q ) # ((!\slave3|u_if|Equal0~2_combout ) # (!\bus_inst|addr_decoder|mvalid[2]~3_combout ))))

	.dataa(\slave3|u_if|mode~q ),
	.datab(\slave3|u_if|state.ADDR~q ),
	.datac(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datad(\slave3|u_if|Equal0~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector70~0 .lut_mask = 16'h8CCC;
defparam \slave3|u_if|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N24
cycloneive_lcell_comb \slave3|u_if|Selector70~1 (
// Equation(s):
// \slave3|u_if|Selector70~1_combout  = (\slave3|u_if|state.WDATA~q ) # ((\slave3|u_if|state.RDATA_BUS~q ) # ((\slave3|u_if|state.WDATA_MEM~q ) # (\slave3|u_if|Selector70~0_combout )))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|state.RDATA_BUS~q ),
	.datac(\slave3|u_if|state.WDATA_MEM~q ),
	.datad(\slave3|u_if|Selector70~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector70~1 .lut_mask = 16'hFFFE;
defparam \slave3|u_if|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N14
cycloneive_lcell_comb \slave3|u_if|Selector70~2 (
// Equation(s):
// \slave3|u_if|Selector70~2_combout  = (\slave3|u_if|state.RDATA~q  & ((\slave3|u_mem|rvalid~q ) # ((\slave3|u_if|read_done~q )))) # (!\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|read_done~q  & \slave3|u_if|Selector70~1_combout ))))

	.dataa(\slave3|u_mem|rvalid~q ),
	.datab(\slave3|u_if|state.RDATA~q ),
	.datac(\slave3|u_if|read_done~q ),
	.datad(\slave3|u_if|Selector70~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector70~2 .lut_mask = 16'hF8C8;
defparam \slave3|u_if|Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N15
dffeas \slave3|u_if|read_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector70~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|read_done .is_wysiwyg = "true";
defparam \slave3|u_if|read_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N22
cycloneive_lcell_comb \slave3|u_if|Selector41~2 (
// Equation(s):
// \slave3|u_if|Selector41~2_combout  = (\slave3|u_if|Equal1~2_combout  & (\slave3|u_if|Add1~0_combout )) # (!\slave3|u_if|Equal1~2_combout  & (((!\bus_inst|arbiter_inst|split_grant~q ) # (!\slave3|u_if|read_done~q ))))

	.dataa(\slave3|u_if|Add1~0_combout ),
	.datab(\slave3|u_if|Equal1~2_combout ),
	.datac(\slave3|u_if|read_done~q ),
	.datad(\bus_inst|arbiter_inst|split_grant~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector41~2 .lut_mask = 16'h8BBB;
defparam \slave3|u_if|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N22
cycloneive_lcell_comb \slave3|u_if|Selector41~3 (
// Equation(s):
// \slave3|u_if|Selector41~3_combout  = (\slave3|u_if|state.RDATA~q  & (\slave3|u_if|Selector41~2_combout )) # (!\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|split_counter [0] & \slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Selector41~2_combout ),
	.datac(\slave3|u_if|split_counter [0]),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector41~3 .lut_mask = 16'hD888;
defparam \slave3|u_if|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N23
dffeas \slave3|u_if|split_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector41~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[0] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N4
cycloneive_lcell_comb \slave3|u_if|Add1~2 (
// Equation(s):
// \slave3|u_if|Add1~2_combout  = (\slave3|u_if|split_counter [1] & (!\slave3|u_if|Add1~1 )) # (!\slave3|u_if|split_counter [1] & ((\slave3|u_if|Add1~1 ) # (GND)))
// \slave3|u_if|Add1~3  = CARRY((!\slave3|u_if|Add1~1 ) # (!\slave3|u_if|split_counter [1]))

	.dataa(gnd),
	.datab(\slave3|u_if|split_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~1 ),
	.combout(\slave3|u_if|Add1~2_combout ),
	.cout(\slave3|u_if|Add1~3 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~2 .lut_mask = 16'h3C3F;
defparam \slave3|u_if|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N4
cycloneive_lcell_comb \slave3|u_if|Selector40~0 (
// Equation(s):
// \slave3|u_if|Selector40~0_combout  = (!\slave3|u_if|state.RDATA~q  & (\slave3|u_if|state.IDLE~q  & \slave3|u_if|split_counter [1]))

	.dataa(gnd),
	.datab(\slave3|u_if|state.RDATA~q ),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|split_counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector40~0 .lut_mask = 16'h3000;
defparam \slave3|u_if|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N6
cycloneive_lcell_comb \slave3|u_if|Selector40~2 (
// Equation(s):
// \slave3|u_if|Selector40~2_combout  = (\slave3|u_if|Selector40~0_combout ) # ((\slave3|u_if|Selector40~1_combout ) # ((\slave3|u_if|Add1~2_combout  & \slave3|u_if|Selector25~2_combout )))

	.dataa(\slave3|u_if|Add1~2_combout ),
	.datab(\slave3|u_if|Selector25~2_combout ),
	.datac(\slave3|u_if|Selector40~0_combout ),
	.datad(\slave3|u_if|Selector40~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector40~2 .lut_mask = 16'hFFF8;
defparam \slave3|u_if|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N7
dffeas \slave3|u_if|split_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[1] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N6
cycloneive_lcell_comb \slave3|u_if|Add1~4 (
// Equation(s):
// \slave3|u_if|Add1~4_combout  = (\slave3|u_if|split_counter [2] & (\slave3|u_if|Add1~3  $ (GND))) # (!\slave3|u_if|split_counter [2] & (!\slave3|u_if|Add1~3  & VCC))
// \slave3|u_if|Add1~5  = CARRY((\slave3|u_if|split_counter [2] & !\slave3|u_if|Add1~3 ))

	.dataa(\slave3|u_if|split_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~3 ),
	.combout(\slave3|u_if|Add1~4_combout ),
	.cout(\slave3|u_if|Add1~5 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~4 .lut_mask = 16'hA50A;
defparam \slave3|u_if|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N26
cycloneive_lcell_comb \slave3|u_if|Selector25~3 (
// Equation(s):
// \slave3|u_if|Selector25~3_combout  = (!\slave3|u_if|state.RDATA~q  & \slave3|u_if|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.RDATA~q ),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector25~3 .lut_mask = 16'h0F00;
defparam \slave3|u_if|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N0
cycloneive_lcell_comb \slave3|u_if|Selector39~0 (
// Equation(s):
// \slave3|u_if|Selector39~0_combout  = (\slave3|u_if|Add1~4_combout  & ((\slave3|u_if|Selector25~2_combout ) # ((\slave3|u_if|split_counter [2] & \slave3|u_if|Selector25~3_combout )))) # (!\slave3|u_if|Add1~4_combout  & (((\slave3|u_if|split_counter [2] & 
// \slave3|u_if|Selector25~3_combout ))))

	.dataa(\slave3|u_if|Add1~4_combout ),
	.datab(\slave3|u_if|Selector25~2_combout ),
	.datac(\slave3|u_if|split_counter [2]),
	.datad(\slave3|u_if|Selector25~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector39~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N1
dffeas \slave3|u_if|split_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[2] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N8
cycloneive_lcell_comb \slave3|u_if|Add1~6 (
// Equation(s):
// \slave3|u_if|Add1~6_combout  = (\slave3|u_if|split_counter [3] & (!\slave3|u_if|Add1~5 )) # (!\slave3|u_if|split_counter [3] & ((\slave3|u_if|Add1~5 ) # (GND)))
// \slave3|u_if|Add1~7  = CARRY((!\slave3|u_if|Add1~5 ) # (!\slave3|u_if|split_counter [3]))

	.dataa(gnd),
	.datab(\slave3|u_if|split_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~5 ),
	.combout(\slave3|u_if|Add1~6_combout ),
	.cout(\slave3|u_if|Add1~7 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~6 .lut_mask = 16'h3C3F;
defparam \slave3|u_if|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N24
cycloneive_lcell_comb \slave3|u_if|Selector38~2 (
// Equation(s):
// \slave3|u_if|Selector38~2_combout  = (\slave3|u_if|state.RDATA~q  & (\slave3|u_if|Add1~6_combout )) # (!\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|split_counter [3] & \slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Add1~6_combout ),
	.datac(\slave3|u_if|split_counter [3]),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector38~2 .lut_mask = 16'hD888;
defparam \slave3|u_if|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N25
dffeas \slave3|u_if|split_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[3] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N18
cycloneive_lcell_comb \slave3|u_if|Equal1~0 (
// Equation(s):
// \slave3|u_if|Equal1~0_combout  = (\slave3|u_if|split_counter [2]) # (((\slave3|u_if|split_counter [3]) # (!\slave3|u_if|split_counter [0])) # (!\slave3|u_if|split_counter [1]))

	.dataa(\slave3|u_if|split_counter [2]),
	.datab(\slave3|u_if|split_counter [1]),
	.datac(\slave3|u_if|split_counter [0]),
	.datad(\slave3|u_if|split_counter [3]),
	.cin(gnd),
	.combout(\slave3|u_if|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal1~0 .lut_mask = 16'hFFBF;
defparam \slave3|u_if|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N8
cycloneive_lcell_comb \slave3|u_if|Equal1~2 (
// Equation(s):
// \slave3|u_if|Equal1~2_combout  = (\slave3|u_if|Equal1~1_combout ) # (\slave3|u_if|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|Equal1~1_combout ),
	.datad(\slave3|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal1~2 .lut_mask = 16'hFFF0;
defparam \slave3|u_if|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N10
cycloneive_lcell_comb \slave3|u_if|Selector40~1 (
// Equation(s):
// \slave3|u_if|Selector40~1_combout  = (\slave3|u_if|state.RDATA~q  & (!\slave3|u_if|Equal1~2_combout  & ((!\bus_inst|arbiter_inst|split_grant~q ) # (!\slave3|u_if|read_done~q ))))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Equal1~2_combout ),
	.datac(\slave3|u_if|read_done~q ),
	.datad(\bus_inst|arbiter_inst|split_grant~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector40~1 .lut_mask = 16'h0222;
defparam \slave3|u_if|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N20
cycloneive_lcell_comb \slave3|u_if|Selector37~0 (
// Equation(s):
// \slave3|u_if|Selector37~0_combout  = (!\slave3|u_if|state.RDATA~q  & (\slave3|u_if|state.IDLE~q  & \slave3|u_if|split_counter [4]))

	.dataa(gnd),
	.datab(\slave3|u_if|state.RDATA~q ),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|split_counter [4]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector37~0 .lut_mask = 16'h3000;
defparam \slave3|u_if|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N10
cycloneive_lcell_comb \slave3|u_if|Add1~8 (
// Equation(s):
// \slave3|u_if|Add1~8_combout  = (\slave3|u_if|split_counter [4] & (\slave3|u_if|Add1~7  $ (GND))) # (!\slave3|u_if|split_counter [4] & (!\slave3|u_if|Add1~7  & VCC))
// \slave3|u_if|Add1~9  = CARRY((\slave3|u_if|split_counter [4] & !\slave3|u_if|Add1~7 ))

	.dataa(\slave3|u_if|split_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~7 ),
	.combout(\slave3|u_if|Add1~8_combout ),
	.cout(\slave3|u_if|Add1~9 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~8 .lut_mask = 16'hA50A;
defparam \slave3|u_if|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N16
cycloneive_lcell_comb \slave3|u_if|Selector37~1 (
// Equation(s):
// \slave3|u_if|Selector37~1_combout  = (\slave3|u_if|Selector40~1_combout ) # ((\slave3|u_if|Selector37~0_combout ) # ((\slave3|u_if|Add1~8_combout  & \slave3|u_if|Selector25~2_combout )))

	.dataa(\slave3|u_if|Selector40~1_combout ),
	.datab(\slave3|u_if|Selector37~0_combout ),
	.datac(\slave3|u_if|Add1~8_combout ),
	.datad(\slave3|u_if|Selector25~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector37~1 .lut_mask = 16'hFEEE;
defparam \slave3|u_if|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N17
dffeas \slave3|u_if|split_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[4] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N12
cycloneive_lcell_comb \slave3|u_if|Add1~10 (
// Equation(s):
// \slave3|u_if|Add1~10_combout  = (\slave3|u_if|split_counter [5] & (!\slave3|u_if|Add1~9 )) # (!\slave3|u_if|split_counter [5] & ((\slave3|u_if|Add1~9 ) # (GND)))
// \slave3|u_if|Add1~11  = CARRY((!\slave3|u_if|Add1~9 ) # (!\slave3|u_if|split_counter [5]))

	.dataa(gnd),
	.datab(\slave3|u_if|split_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~9 ),
	.combout(\slave3|u_if|Add1~10_combout ),
	.cout(\slave3|u_if|Add1~11 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~10 .lut_mask = 16'h3C3F;
defparam \slave3|u_if|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N0
cycloneive_lcell_comb \slave3|u_if|Selector36~2 (
// Equation(s):
// \slave3|u_if|Selector36~2_combout  = (\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|Add1~10_combout )))) # (!\slave3|u_if|state.RDATA~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|split_counter [5])))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|split_counter [5]),
	.datad(\slave3|u_if|Add1~10_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector36~2 .lut_mask = 16'hEA40;
defparam \slave3|u_if|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N1
dffeas \slave3|u_if|split_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[5] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N14
cycloneive_lcell_comb \slave3|u_if|Add1~12 (
// Equation(s):
// \slave3|u_if|Add1~12_combout  = (\slave3|u_if|split_counter [6] & (\slave3|u_if|Add1~11  $ (GND))) # (!\slave3|u_if|split_counter [6] & (!\slave3|u_if|Add1~11  & VCC))
// \slave3|u_if|Add1~13  = CARRY((\slave3|u_if|split_counter [6] & !\slave3|u_if|Add1~11 ))

	.dataa(\slave3|u_if|split_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3|u_if|Add1~11 ),
	.combout(\slave3|u_if|Add1~12_combout ),
	.cout(\slave3|u_if|Add1~13 ));
// synopsys translate_off
defparam \slave3|u_if|Add1~12 .lut_mask = 16'hA50A;
defparam \slave3|u_if|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N30
cycloneive_lcell_comb \slave3|u_if|Selector35~2 (
// Equation(s):
// \slave3|u_if|Selector35~2_combout  = (\slave3|u_if|state.RDATA~q  & (\slave3|u_if|Add1~12_combout )) # (!\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|split_counter [6] & \slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Add1~12_combout ),
	.datac(\slave3|u_if|split_counter [6]),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector35~2 .lut_mask = 16'hD888;
defparam \slave3|u_if|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N31
dffeas \slave3|u_if|split_counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[6] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N16
cycloneive_lcell_comb \slave3|u_if|Add1~14 (
// Equation(s):
// \slave3|u_if|Add1~14_combout  = \slave3|u_if|Add1~13  $ (\slave3|u_if|split_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3|u_if|split_counter [7]),
	.cin(\slave3|u_if|Add1~13 ),
	.combout(\slave3|u_if|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Add1~14 .lut_mask = 16'h0FF0;
defparam \slave3|u_if|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N28
cycloneive_lcell_comb \slave3|u_if|Selector34~2 (
// Equation(s):
// \slave3|u_if|Selector34~2_combout  = (\slave3|u_if|state.RDATA~q  & (\slave3|u_if|Add1~14_combout )) # (!\slave3|u_if|state.RDATA~q  & (((\slave3|u_if|split_counter [7] & \slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Add1~14_combout ),
	.datac(\slave3|u_if|split_counter [7]),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector34~2 .lut_mask = 16'hD888;
defparam \slave3|u_if|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y66_N29
dffeas \slave3|u_if|split_counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|split_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|split_counter[7] .is_wysiwyg = "true";
defparam \slave3|u_if|split_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y66_N20
cycloneive_lcell_comb \slave3|u_if|Equal1~1 (
// Equation(s):
// \slave3|u_if|Equal1~1_combout  = (\slave3|u_if|split_counter [6]) # ((\slave3|u_if|split_counter [7]) # ((\slave3|u_if|split_counter [5]) # (!\slave3|u_if|split_counter [4])))

	.dataa(\slave3|u_if|split_counter [6]),
	.datab(\slave3|u_if|split_counter [7]),
	.datac(\slave3|u_if|split_counter [4]),
	.datad(\slave3|u_if|split_counter [5]),
	.cin(gnd),
	.combout(\slave3|u_if|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Equal1~1 .lut_mask = 16'hFFEF;
defparam \slave3|u_if|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N26
cycloneive_lcell_comb \slave3|u_if|Selector75~0 (
// Equation(s):
// \slave3|u_if|Selector75~0_combout  = (!\slave3|u_if|Equal1~1_combout  & (\bus_inst|arbiter_inst|split_grant~q  & (\slave3|u_if|read_done~q  & !\slave3|u_if|Equal1~0_combout )))

	.dataa(\slave3|u_if|Equal1~1_combout ),
	.datab(\bus_inst|arbiter_inst|split_grant~q ),
	.datac(\slave3|u_if|read_done~q ),
	.datad(\slave3|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector75~0 .lut_mask = 16'h0040;
defparam \slave3|u_if|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N18
cycloneive_lcell_comb \slave3|u_if|Selector73~0 (
// Equation(s):
// \slave3|u_if|Selector73~0_combout  = (\slave3|u_if|state.ADDR~q  & (\slave3|u_if|Equal0~2_combout  & (\bus_inst|addr_decoder|mvalid[2]~3_combout  & !\slave3|u_if|mode~q )))

	.dataa(\slave3|u_if|state.ADDR~q ),
	.datab(\slave3|u_if|Equal0~2_combout ),
	.datac(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datad(\slave3|u_if|mode~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector73~0 .lut_mask = 16'h0080;
defparam \slave3|u_if|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N24
cycloneive_lcell_comb \slave3|u_if|Selector73~1 (
// Equation(s):
// \slave3|u_if|Selector73~1_combout  = (\slave3|u_if|Selector73~0_combout ) # ((!\slave3|u_if|Selector75~0_combout  & \slave3|u_if|state.RDATA~q ))

	.dataa(gnd),
	.datab(\slave3|u_if|Selector75~0_combout ),
	.datac(\slave3|u_if|state.RDATA~q ),
	.datad(\slave3|u_if|Selector73~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector73~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector73~1 .lut_mask = 16'hFF30;
defparam \slave3|u_if|Selector73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N25
dffeas \slave3|u_if|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector73~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.RDATA .is_wysiwyg = "true";
defparam \slave3|u_if|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N22
cycloneive_lcell_comb \slave3|u_if|Selector75~1 (
// Equation(s):
// \slave3|u_if|Selector75~1_combout  = (\slave3|u_if|state.RDATA~q  & ((\slave3|u_if|Selector75~0_combout ) # ((!\slave3|u_if|Equal2~1_combout  & \slave3|u_if|state.RDATA_BUS~q )))) # (!\slave3|u_if|state.RDATA~q  & (!\slave3|u_if|Equal2~1_combout  & 
// (\slave3|u_if|state.RDATA_BUS~q )))

	.dataa(\slave3|u_if|state.RDATA~q ),
	.datab(\slave3|u_if|Equal2~1_combout ),
	.datac(\slave3|u_if|state.RDATA_BUS~q ),
	.datad(\slave3|u_if|Selector75~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector75~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector75~1 .lut_mask = 16'hBA30;
defparam \slave3|u_if|Selector75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N23
dffeas \slave3|u_if|state.RDATA_BUS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector75~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.RDATA_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.RDATA_BUS .is_wysiwyg = "true";
defparam \slave3|u_if|state.RDATA_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N22
cycloneive_lcell_comb \slave3|u_if|Selector24~0 (
// Equation(s):
// \slave3|u_if|Selector24~0_combout  = (\slave3|u_if|state.RDATA_BUS~q ) # ((\slave3|u_if|brvalid~q  & \slave3|u_if|state.IDLE~q ))

	.dataa(\slave3|u_if|state.RDATA_BUS~q ),
	.datab(gnd),
	.datac(\slave3|u_if|brvalid~q ),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector24~0 .lut_mask = 16'hFAAA;
defparam \slave3|u_if|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N23
dffeas \slave3|u_if|brvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|brvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|brvalid .is_wysiwyg = "true";
defparam \slave3|u_if|brvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \slave2|u_if|Selector24~0 (
// Equation(s):
// \slave2|u_if|Selector24~0_combout  = (\slave2|u_if|state.RDATA_BUS~q ) # ((\slave2|u_if|brvalid~q  & \slave2|u_if|state.IDLE~q ))

	.dataa(\slave2|u_if|state.RDATA_BUS~q ),
	.datab(gnd),
	.datac(\slave2|u_if|brvalid~q ),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector24~0 .lut_mask = 16'hFAAA;
defparam \slave2|u_if|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N31
dffeas \slave2|u_if|brvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|brvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|brvalid .is_wysiwyg = "true";
defparam \slave2|u_if|brvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N26
cycloneive_lcell_comb \slave1|u_if|mode~0 (
// Equation(s):
// \slave1|u_if|mode~0_combout  = (\bus_inst|addr_decoder|mvalid[0]~1_combout  & ((\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|mode~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|mode~q ))))

	.dataa(\bus_inst|arbiter_inst|msel~q ),
	.datab(\master1_inst|mode~q ),
	.datac(\master2_inst|mode~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|mode~0 .lut_mask = 16'hE400;
defparam \slave1|u_if|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N18
cycloneive_lcell_comb \slave1|u_if|counter[0]~10 (
// Equation(s):
// \slave1|u_if|counter[0]~10_combout  = (!\slave1|u_if|state.IDLE~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[0]~10 .lut_mask = 16'h33FF;
defparam \slave1|u_if|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N27
dffeas \slave1|u_if|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mode .is_wysiwyg = "true";
defparam \slave1|u_if|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N22
cycloneive_lcell_comb \slave1|u_if|counter[3]~19 (
// Equation(s):
// \slave1|u_if|counter[3]~19_combout  = (\slave1|u_if|counter [3] & (!\slave1|u_if|counter[2]~18 )) # (!\slave1|u_if|counter [3] & ((\slave1|u_if|counter[2]~18 ) # (GND)))
// \slave1|u_if|counter[3]~20  = CARRY((!\slave1|u_if|counter[2]~18 ) # (!\slave1|u_if|counter [3]))

	.dataa(\slave1|u_if|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[2]~18 ),
	.combout(\slave1|u_if|counter[3]~19_combout ),
	.cout(\slave1|u_if|counter[3]~20 ));
// synopsys translate_off
defparam \slave1|u_if|counter[3]~19 .lut_mask = 16'h5A5F;
defparam \slave1|u_if|counter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N24
cycloneive_lcell_comb \slave1|u_if|counter[4]~21 (
// Equation(s):
// \slave1|u_if|counter[4]~21_combout  = (\slave1|u_if|counter [4] & (\slave1|u_if|counter[3]~20  $ (GND))) # (!\slave1|u_if|counter [4] & (!\slave1|u_if|counter[3]~20  & VCC))
// \slave1|u_if|counter[4]~22  = CARRY((\slave1|u_if|counter [4] & !\slave1|u_if|counter[3]~20 ))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[3]~20 ),
	.combout(\slave1|u_if|counter[4]~21_combout ),
	.cout(\slave1|u_if|counter[4]~22 ));
// synopsys translate_off
defparam \slave1|u_if|counter[4]~21 .lut_mask = 16'hC30C;
defparam \slave1|u_if|counter[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N22
cycloneive_lcell_comb \slave1|u_if|counter[0]~13 (
// Equation(s):
// \slave1|u_if|counter[0]~13_combout  = (\rstn~input_o  & ((\slave1|u_if|state.WDATA~q ) # (\slave1|u_if|state.ADDR~q )))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\slave1|u_if|state.WDATA~q ),
	.datad(\slave1|u_if|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[0]~13 .lut_mask = 16'hCCC0;
defparam \slave1|u_if|counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N28
cycloneive_lcell_comb \slave1|u_if|state~19 (
// Equation(s):
// \slave1|u_if|state~19_combout  = (\rstn~input_o  & (\slave1|u_if|Equal1~1_combout  & (\slave1|u_if|state.WDATA~q  & \bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(\rstn~input_o ),
	.datab(\slave1|u_if|Equal1~1_combout ),
	.datac(\slave1|u_if|state.WDATA~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|state~19 .lut_mask = 16'h8000;
defparam \slave1|u_if|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N29
dffeas \slave1|u_if|state.WDATA_MEM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.WDATA_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.WDATA_MEM .is_wysiwyg = "true";
defparam \slave1|u_if|state.WDATA_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N12
cycloneive_lcell_comb \slave1|u_if|mem_addr~0 (
// Equation(s):
// \slave1|u_if|mem_addr~0_combout  = (\slave1|u_if|state.WDATA_MEM~q ) # (\slave1|u_if|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.WDATA_MEM~q ),
	.datad(\slave1|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1|u_if|mem_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|mem_addr~0 .lut_mask = 16'hFFF0;
defparam \slave1|u_if|mem_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N10
cycloneive_lcell_comb \slave1|u_if|counter[0]~14 (
// Equation(s):
// \slave1|u_if|counter[0]~14_combout  = (\rstn~input_o  & (!\slave1|u_if|mem_addr~0_combout  & ((\bus_inst|addr_decoder|mvalid[0]~1_combout ) # (!\slave1|u_if|counter[0]~13_combout )))) # (!\rstn~input_o  & (((\bus_inst|addr_decoder|mvalid[0]~1_combout )) # 
// (!\slave1|u_if|counter[0]~13_combout )))

	.dataa(\rstn~input_o ),
	.datab(\slave1|u_if|counter[0]~13_combout ),
	.datac(\slave1|u_if|mem_addr~0_combout ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[0]~14 .lut_mask = 16'h5F13;
defparam \slave1|u_if|counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N25
dffeas \slave1|u_if|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[4] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N26
cycloneive_lcell_comb \slave1|u_if|counter[5]~23 (
// Equation(s):
// \slave1|u_if|counter[5]~23_combout  = (\slave1|u_if|counter [5] & (!\slave1|u_if|counter[4]~22 )) # (!\slave1|u_if|counter [5] & ((\slave1|u_if|counter[4]~22 ) # (GND)))
// \slave1|u_if|counter[5]~24  = CARRY((!\slave1|u_if|counter[4]~22 ) # (!\slave1|u_if|counter [5]))

	.dataa(\slave1|u_if|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[4]~22 ),
	.combout(\slave1|u_if|counter[5]~23_combout ),
	.cout(\slave1|u_if|counter[5]~24 ));
// synopsys translate_off
defparam \slave1|u_if|counter[5]~23 .lut_mask = 16'h5A5F;
defparam \slave1|u_if|counter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N27
dffeas \slave1|u_if|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[5] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N28
cycloneive_lcell_comb \slave1|u_if|counter[6]~25 (
// Equation(s):
// \slave1|u_if|counter[6]~25_combout  = (\slave1|u_if|counter [6] & (\slave1|u_if|counter[5]~24  $ (GND))) # (!\slave1|u_if|counter [6] & (!\slave1|u_if|counter[5]~24  & VCC))
// \slave1|u_if|counter[6]~26  = CARRY((\slave1|u_if|counter [6] & !\slave1|u_if|counter[5]~24 ))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[5]~24 ),
	.combout(\slave1|u_if|counter[6]~25_combout ),
	.cout(\slave1|u_if|counter[6]~26 ));
// synopsys translate_off
defparam \slave1|u_if|counter[6]~25 .lut_mask = 16'hC30C;
defparam \slave1|u_if|counter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N29
dffeas \slave1|u_if|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[6] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N30
cycloneive_lcell_comb \slave1|u_if|counter[7]~27 (
// Equation(s):
// \slave1|u_if|counter[7]~27_combout  = \slave1|u_if|counter [7] $ (\slave1|u_if|counter[6]~26 )

	.dataa(\slave1|u_if|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave1|u_if|counter[6]~26 ),
	.combout(\slave1|u_if|counter[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[7]~27 .lut_mask = 16'h5A5A;
defparam \slave1|u_if|counter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N31
dffeas \slave1|u_if|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[7] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N0
cycloneive_lcell_comb \slave1|u_if|Equal0~0 (
// Equation(s):
// \slave1|u_if|Equal0~0_combout  = (!\slave1|u_if|counter [7] & (!\slave1|u_if|counter [6] & (!\slave1|u_if|counter [5] & !\slave1|u_if|counter [4])))

	.dataa(\slave1|u_if|counter [7]),
	.datab(\slave1|u_if|counter [6]),
	.datac(\slave1|u_if|counter [5]),
	.datad(\slave1|u_if|counter [4]),
	.cin(gnd),
	.combout(\slave1|u_if|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Equal0~0 .lut_mask = 16'h0001;
defparam \slave1|u_if|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N2
cycloneive_lcell_comb \slave1|u_if|Equal0~1 (
// Equation(s):
// \slave1|u_if|Equal0~1_combout  = (!\slave1|u_if|counter [2] & (\slave1|u_if|counter [1] & \slave1|u_if|counter [0]))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [2]),
	.datac(\slave1|u_if|counter [1]),
	.datad(\slave1|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave1|u_if|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Equal0~1 .lut_mask = 16'h3000;
defparam \slave1|u_if|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N12
cycloneive_lcell_comb \slave1|u_if|Equal0~2 (
// Equation(s):
// \slave1|u_if|Equal0~2_combout  = (\slave1|u_if|Equal0~0_combout  & (\slave1|u_if|counter [3] & \slave1|u_if|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\slave1|u_if|Equal0~0_combout ),
	.datac(\slave1|u_if|counter [3]),
	.datad(\slave1|u_if|Equal0~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Equal0~2 .lut_mask = 16'hC000;
defparam \slave1|u_if|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N20
cycloneive_lcell_comb \slave1|u_if|Selector62~0 (
// Equation(s):
// \slave1|u_if|Selector62~0_combout  = (\bus_inst|addr_decoder|mvalid[0]~1_combout  & (((!\slave1|u_if|Equal0~2_combout  & \slave1|u_if|state.ADDR~q )) # (!\slave1|u_if|state.IDLE~q ))) # (!\bus_inst|addr_decoder|mvalid[0]~1_combout  & 
// (((\slave1|u_if|state.ADDR~q ))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|Equal0~2_combout ),
	.datac(\slave1|u_if|state.ADDR~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector62~0 .lut_mask = 16'h75F0;
defparam \slave1|u_if|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N21
dffeas \slave1|u_if|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.ADDR .is_wysiwyg = "true";
defparam \slave1|u_if|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N12
cycloneive_lcell_comb \slave1|u_if|Selector64~0 (
// Equation(s):
// \slave1|u_if|Selector64~0_combout  = (\slave1|u_if|mode~q  & (\slave1|u_if|state.ADDR~q  & (\slave1|u_if|Equal0~2_combout  & \bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(\slave1|u_if|mode~q ),
	.datab(\slave1|u_if|state.ADDR~q ),
	.datac(\slave1|u_if|Equal0~2_combout ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector64~0 .lut_mask = 16'h8000;
defparam \slave1|u_if|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N6
cycloneive_lcell_comb \slave1|u_if|Selector64~1 (
// Equation(s):
// \slave1|u_if|Selector64~1_combout  = (\slave1|u_if|Selector64~0_combout ) # ((\slave1|u_if|state.WDATA~q  & ((!\bus_inst|addr_decoder|mvalid[0]~1_combout ) # (!\slave1|u_if|Equal1~1_combout ))))

	.dataa(\slave1|u_if|Selector64~0_combout ),
	.datab(\slave1|u_if|Equal1~1_combout ),
	.datac(\slave1|u_if|state.WDATA~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector64~1 .lut_mask = 16'hBAFA;
defparam \slave1|u_if|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N7
dffeas \slave1|u_if|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector64~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.WDATA .is_wysiwyg = "true";
defparam \slave1|u_if|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N30
cycloneive_lcell_comb \slave1|u_if|WideOr1 (
// Equation(s):
// \slave1|u_if|WideOr1~combout  = (\slave1|u_if|state.RDATA_BUS~q ) # ((\slave1|u_if|state.WDATA~q ) # (\slave1|u_if|state.ADDR~q ))

	.dataa(gnd),
	.datab(\slave1|u_if|state.RDATA_BUS~q ),
	.datac(\slave1|u_if|state.WDATA~q ),
	.datad(\slave1|u_if|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1|u_if|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|WideOr1 .lut_mask = 16'hFFFC;
defparam \slave1|u_if|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N4
cycloneive_lcell_comb \slave1|u_if|Selector21~0 (
// Equation(s):
// \slave1|u_if|Selector21~0_combout  = (\slave1|u_if|state.RDATA~q  & (((\slave1|u_if|mem_ren~q  & \slave1|u_if|WideOr1~combout )) # (!\slave1|u_mem|rvalid~q ))) # (!\slave1|u_if|state.RDATA~q  & (((\slave1|u_if|mem_ren~q  & \slave1|u_if|WideOr1~combout 
// ))))

	.dataa(\slave1|u_if|state.RDATA~q ),
	.datab(\slave1|u_mem|rvalid~q ),
	.datac(\slave1|u_if|mem_ren~q ),
	.datad(\slave1|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector21~0 .lut_mask = 16'hF222;
defparam \slave1|u_if|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N5
dffeas \slave1|u_if|mem_ren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_ren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_ren .is_wysiwyg = "true";
defparam \slave1|u_if|mem_ren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N2
cycloneive_lcell_comb \slave1|u_if|Selector20~0 (
// Equation(s):
// \slave1|u_if|Selector20~0_combout  = (\slave1|u_if|state.WDATA_MEM~q ) # ((\slave1|u_if|mem_wen~q  & \slave1|u_if|WideOr1~combout ))

	.dataa(\slave1|u_if|state.WDATA_MEM~q ),
	.datab(gnd),
	.datac(\slave1|u_if|mem_wen~q ),
	.datad(\slave1|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector20~0 .lut_mask = 16'hFAAA;
defparam \slave1|u_if|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N3
dffeas \slave1|u_if|mem_wen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wen .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N0
cycloneive_lcell_comb \slave1|u_mem|always0~1 (
// Equation(s):
// \slave1|u_mem|always0~1_combout  = (\slave1|u_if|mem_ren~q  & !\slave1|u_if|mem_wen~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|mem_ren~q ),
	.datad(\slave1|u_if|mem_wen~q ),
	.cin(gnd),
	.combout(\slave1|u_mem|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|always0~1 .lut_mask = 16'h00F0;
defparam \slave1|u_mem|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N1
dffeas \slave1|u_mem|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|always0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|rvalid .is_wysiwyg = "true";
defparam \slave1|u_mem|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N24
cycloneive_lcell_comb \slave1|u_if|Selector63~0 (
// Equation(s):
// \slave1|u_if|Selector63~0_combout  = (\slave1|u_if|state.ADDR~q  & (\slave1|u_if|Equal0~2_combout  & (!\slave1|u_if|mode~q  & \bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(\slave1|u_if|state.ADDR~q ),
	.datab(\slave1|u_if|Equal0~2_combout ),
	.datac(\slave1|u_if|mode~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector63~0 .lut_mask = 16'h0800;
defparam \slave1|u_if|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Selector63~1 (
// Equation(s):
// \slave1|u_if|Selector63~1_combout  = (\slave1|u_if|Selector63~0_combout ) # ((!\slave1|u_mem|rvalid~q  & \slave1|u_if|state.RDATA~q ))

	.dataa(gnd),
	.datab(\slave1|u_mem|rvalid~q ),
	.datac(\slave1|u_if|state.RDATA~q ),
	.datad(\slave1|u_if|Selector63~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector63~1 .lut_mask = 16'hFF30;
defparam \slave1|u_if|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N15
dffeas \slave1|u_if|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector63~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.RDATA .is_wysiwyg = "true";
defparam \slave1|u_if|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N8
cycloneive_lcell_comb \slave1|u_if|Selector65~3 (
// Equation(s):
// \slave1|u_if|Selector65~3_combout  = (\slave1|u_if|state.RDATA~q  & ((\slave1|u_mem|rvalid~q ) # ((\slave1|u_if|state.RDATA_BUS~q  & !\slave1|u_if|Equal1~1_combout )))) # (!\slave1|u_if|state.RDATA~q  & (((\slave1|u_if|state.RDATA_BUS~q  & 
// !\slave1|u_if|Equal1~1_combout ))))

	.dataa(\slave1|u_if|state.RDATA~q ),
	.datab(\slave1|u_mem|rvalid~q ),
	.datac(\slave1|u_if|state.RDATA_BUS~q ),
	.datad(\slave1|u_if|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector65~3 .lut_mask = 16'h88F8;
defparam \slave1|u_if|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N9
dffeas \slave1|u_if|state.RDATA_BUS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector65~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.RDATA_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.RDATA_BUS .is_wysiwyg = "true";
defparam \slave1|u_if|state.RDATA_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \slave1|u_if|Selector24~0 (
// Equation(s):
// \slave1|u_if|Selector24~0_combout  = (\slave1|u_if|state.RDATA_BUS~q ) # ((\slave1|u_if|brvalid~q  & \slave1|u_if|state.IDLE~q ))

	.dataa(gnd),
	.datab(\slave1|u_if|state.RDATA_BUS~q ),
	.datac(\slave1|u_if|brvalid~q ),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector24~0 .lut_mask = 16'hFCCC;
defparam \slave1|u_if|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N9
dffeas \slave1|u_if|brvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|brvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|brvalid .is_wysiwyg = "true";
defparam \slave1|u_if|brvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N0
cycloneive_lcell_comb \bus_inst|addr_decoder|ssel~2 (
// Equation(s):
// \bus_inst|addr_decoder|ssel~2_combout  = (\bus_inst|addr_decoder|slave_addr [0] & ((\bus_inst|addr_decoder|state.S_CONNECT~q ) # ((\bus_inst|addr_decoder|slave_split_addr [0] & \bus_inst|addr_decoder|ssel~1_combout )))) # 
// (!\bus_inst|addr_decoder|slave_addr [0] & (\bus_inst|addr_decoder|slave_split_addr [0] & (\bus_inst|addr_decoder|ssel~1_combout )))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_split_addr [0]),
	.datac(\bus_inst|addr_decoder|ssel~1_combout ),
	.datad(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|ssel~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel~2 .lut_mask = 16'hEAC0;
defparam \bus_inst|addr_decoder|ssel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N1
dffeas \bus_inst|addr_decoder|ssel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|ssel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|ssel[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|ssel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|ssel[0] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|ssel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~0_combout  = (!\bus_inst|addr_decoder|ssel [1] & ((\bus_inst|addr_decoder|ssel [0] & (\slave2|u_if|brvalid~q )) # (!\bus_inst|addr_decoder|ssel [0] & ((\slave1|u_if|brvalid~q )))))

	.dataa(\slave2|u_if|brvalid~q ),
	.datab(\slave1|u_if|brvalid~q ),
	.datac(\bus_inst|addr_decoder|ssel [0]),
	.datad(\bus_inst|addr_decoder|ssel [1]),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~0 .lut_mask = 16'h00AC;
defparam \bus_inst|rctrl_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~1_combout  = (\bus_inst|rctrl_mux|Mux0~0_combout ) # ((\bus_inst|addr_decoder|ssel [1] & \slave3|u_if|brvalid~q ))

	.dataa(\bus_inst|addr_decoder|ssel [1]),
	.datab(gnd),
	.datac(\slave3|u_if|brvalid~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~1 .lut_mask = 16'hFFA0;
defparam \bus_inst|rctrl_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \master2_inst|counter[3]~27 (
// Equation(s):
// \master2_inst|counter[3]~27_combout  = (\master2_inst|state.RDATA~q  & (\rstn~input_o  & (!\master2_inst|Equal2~0_combout  & !\bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\rstn~input_o ),
	.datac(\master2_inst|Equal2~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~27 .lut_mask = 16'h0008;
defparam \master2_inst|counter[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \master2_inst|Selector23~1 (
// Equation(s):
// \master2_inst|Selector23~1_combout  = (\master2_inst|Equal2~0_combout  & (\master2_inst|mode~q  & ((\master2_inst|Selector23~0_combout )))) # (!\master2_inst|Equal2~0_combout  & ((\master2_inst|state.WDATA~q ) # ((\master2_inst|mode~q  & 
// \master2_inst|Selector23~0_combout ))))

	.dataa(\master2_inst|Equal2~0_combout ),
	.datab(\master2_inst|mode~q ),
	.datac(\master2_inst|state.WDATA~q ),
	.datad(\master2_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector23~1 .lut_mask = 16'hDC50;
defparam \master2_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N7
dffeas \master2_inst|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.WDATA .is_wysiwyg = "true";
defparam \master2_inst|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N10
cycloneive_lcell_comb \master2_inst|counter[3]~28 (
// Equation(s):
// \master2_inst|counter[3]~28_combout  = (!\master2_inst|counter [2] & (\rstn~input_o  & \master2_inst|counter [3]))

	.dataa(gnd),
	.datab(\master2_inst|counter [2]),
	.datac(\rstn~input_o ),
	.datad(\master2_inst|counter [3]),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~28 .lut_mask = 16'h3000;
defparam \master2_inst|counter[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N28
cycloneive_lcell_comb \master2_inst|counter[3]~29 (
// Equation(s):
// \master2_inst|counter[3]~29_combout  = (\master2_inst|Equal0~2_combout  & (\master2_inst|Decoder0~0_combout  & (\master2_inst|state.WDATA~q  & \master2_inst|counter[3]~28_combout )))

	.dataa(\master2_inst|Equal0~2_combout ),
	.datab(\master2_inst|Decoder0~0_combout ),
	.datac(\master2_inst|state.WDATA~q ),
	.datad(\master2_inst|counter[3]~28_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~29 .lut_mask = 16'h8000;
defparam \master2_inst|counter[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N0
cycloneive_lcell_comb \master2_inst|counter[3]~30 (
// Equation(s):
// \master2_inst|counter[3]~30_combout  = (!\master2_inst|counter[3]~24_combout  & (!\master2_inst|counter[3]~26_combout  & (!\master2_inst|counter[3]~27_combout  & !\master2_inst|counter[3]~29_combout )))

	.dataa(\master2_inst|counter[3]~24_combout ),
	.datab(\master2_inst|counter[3]~26_combout ),
	.datac(\master2_inst|counter[3]~27_combout ),
	.datad(\master2_inst|counter[3]~29_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~30 .lut_mask = 16'h0001;
defparam \master2_inst|counter[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N23
dffeas \master2_inst|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[4] .is_wysiwyg = "true";
defparam \master2_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N24
cycloneive_lcell_comb \master2_inst|counter[5]~31 (
// Equation(s):
// \master2_inst|counter[5]~31_combout  = (\master2_inst|counter [5] & (!\master2_inst|counter[4]~17 )) # (!\master2_inst|counter [5] & ((\master2_inst|counter[4]~17 ) # (GND)))
// \master2_inst|counter[5]~32  = CARRY((!\master2_inst|counter[4]~17 ) # (!\master2_inst|counter [5]))

	.dataa(gnd),
	.datab(\master2_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[4]~17 ),
	.combout(\master2_inst|counter[5]~31_combout ),
	.cout(\master2_inst|counter[5]~32 ));
// synopsys translate_off
defparam \master2_inst|counter[5]~31 .lut_mask = 16'h3C3F;
defparam \master2_inst|counter[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y69_N25
dffeas \master2_inst|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[5] .is_wysiwyg = "true";
defparam \master2_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N26
cycloneive_lcell_comb \master2_inst|counter[6]~33 (
// Equation(s):
// \master2_inst|counter[6]~33_combout  = (\master2_inst|counter [6] & (\master2_inst|counter[5]~32  $ (GND))) # (!\master2_inst|counter [6] & (!\master2_inst|counter[5]~32  & VCC))
// \master2_inst|counter[6]~34  = CARRY((\master2_inst|counter [6] & !\master2_inst|counter[5]~32 ))

	.dataa(\master2_inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[5]~32 ),
	.combout(\master2_inst|counter[6]~33_combout ),
	.cout(\master2_inst|counter[6]~34 ));
// synopsys translate_off
defparam \master2_inst|counter[6]~33 .lut_mask = 16'hA50A;
defparam \master2_inst|counter[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y69_N27
dffeas \master2_inst|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[6] .is_wysiwyg = "true";
defparam \master2_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N28
cycloneive_lcell_comb \master2_inst|counter[7]~35 (
// Equation(s):
// \master2_inst|counter[7]~35_combout  = \master2_inst|counter[6]~34  $ (\master2_inst|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_inst|counter [7]),
	.cin(\master2_inst|counter[6]~34 ),
	.combout(\master2_inst|counter[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[7]~35 .lut_mask = 16'h0FF0;
defparam \master2_inst|counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y69_N29
dffeas \master2_inst|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[7] .is_wysiwyg = "true";
defparam \master2_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N4
cycloneive_lcell_comb \master2_inst|Decoder0~0 (
// Equation(s):
// \master2_inst|Decoder0~0_combout  = (!\master2_inst|counter [6] & (!\master2_inst|counter [7] & (!\master2_inst|counter [4] & !\master2_inst|counter [5])))

	.dataa(\master2_inst|counter [6]),
	.datab(\master2_inst|counter [7]),
	.datac(\master2_inst|counter [4]),
	.datad(\master2_inst|counter [5]),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~0 .lut_mask = 16'h0001;
defparam \master2_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N30
cycloneive_lcell_comb \master2_inst|counter[3]~19 (
// Equation(s):
// \master2_inst|counter[3]~19_combout  = (\master2_inst|Decoder0~0_combout  & (\master2_inst|Equal0~2_combout  & (\master2_inst|counter [3] $ (\master2_inst|counter [2]))))

	.dataa(\master2_inst|counter [3]),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|Decoder0~0_combout ),
	.datad(\master2_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~19 .lut_mask = 16'h6000;
defparam \master2_inst|counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N26
cycloneive_lcell_comb \master2_inst|counter[3]~18 (
// Equation(s):
// \master2_inst|counter[3]~18_combout  = (\master2_inst|counter [3] & ((\master2_inst|state.RDATA~q ))) # (!\master2_inst|counter [3] & (\master2_inst|state.SLAVE_ADDR~q ))

	.dataa(gnd),
	.datab(\master2_inst|counter [3]),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~18 .lut_mask = 16'hFC30;
defparam \master2_inst|counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \master2_inst|Selector25~0 (
// Equation(s):
// \master2_inst|Selector25~0_combout  = (\master2_inst|state.RDATA~q  & (!\bus_inst|arbiter_inst|msplit2~q  & \master2_inst|Equal2~0_combout ))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\bus_inst|arbiter_inst|msplit2~q ),
	.datac(gnd),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector25~0 .lut_mask = 16'h2200;
defparam \master2_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \master2_inst|Selector25~1 (
// Equation(s):
// \master2_inst|Selector25~1_combout  = (\master2_inst|Selector25~0_combout ) # ((\master2_inst|state.READ_HOLD~q  & !\master2_inst|Equal0~3_combout ))

	.dataa(\master2_inst|Selector25~0_combout ),
	.datab(gnd),
	.datac(\master2_inst|state.READ_HOLD~q ),
	.datad(\master2_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector25~1 .lut_mask = 16'hAAFA;
defparam \master2_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N21
dffeas \master2_inst|state.READ_HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.READ_HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.READ_HOLD .is_wysiwyg = "true";
defparam \master2_inst|state.READ_HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N8
cycloneive_lcell_comb \master2_inst|counter[3]~20 (
// Equation(s):
// \master2_inst|counter[3]~20_combout  = (\master2_inst|state.READ_HOLD~q  & ((!\master2_inst|counter [3]))) # (!\master2_inst|state.READ_HOLD~q  & (\master2_inst|state.ADDR~q  & \master2_inst|counter [3]))

	.dataa(\master2_inst|state.ADDR~q ),
	.datab(gnd),
	.datac(\master2_inst|state.READ_HOLD~q ),
	.datad(\master2_inst|counter [3]),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~20 .lut_mask = 16'h0AF0;
defparam \master2_inst|counter[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N30
cycloneive_lcell_comb \master2_inst|counter[3]~21 (
// Equation(s):
// \master2_inst|counter[3]~21_combout  = (\master2_inst|counter[3]~20_combout  & ((\master2_inst|counter [3] & (\master2_inst|Equal0~4_combout )) # (!\master2_inst|counter [3] & ((\master2_inst|counter[3]~19_combout )))))

	.dataa(\master2_inst|counter [3]),
	.datab(\master2_inst|counter[3]~20_combout ),
	.datac(\master2_inst|Equal0~4_combout ),
	.datad(\master2_inst|counter[3]~19_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~21 .lut_mask = 16'hC480;
defparam \master2_inst|counter[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N12
cycloneive_lcell_comb \master2_inst|counter[3]~22 (
// Equation(s):
// \master2_inst|counter[3]~22_combout  = (\master2_inst|counter[3]~21_combout ) # ((\master2_inst|wdata[2]~0_combout ) # ((\master2_inst|counter[3]~19_combout  & \master2_inst|counter[3]~18_combout )))

	.dataa(\master2_inst|counter[3]~19_combout ),
	.datab(\master2_inst|counter[3]~18_combout ),
	.datac(\master2_inst|counter[3]~21_combout ),
	.datad(\master2_inst|wdata[2]~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|counter[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|counter[3]~22 .lut_mask = 16'hFFF8;
defparam \master2_inst|counter[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N15
dffeas \master2_inst|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[0] .is_wysiwyg = "true";
defparam \master2_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N16
cycloneive_lcell_comb \master2_inst|counter[1]~10 (
// Equation(s):
// \master2_inst|counter[1]~10_combout  = (\master2_inst|counter [1] & (!\master2_inst|counter[0]~9 )) # (!\master2_inst|counter [1] & ((\master2_inst|counter[0]~9 ) # (GND)))
// \master2_inst|counter[1]~11  = CARRY((!\master2_inst|counter[0]~9 ) # (!\master2_inst|counter [1]))

	.dataa(gnd),
	.datab(\master2_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[0]~9 ),
	.combout(\master2_inst|counter[1]~10_combout ),
	.cout(\master2_inst|counter[1]~11 ));
// synopsys translate_off
defparam \master2_inst|counter[1]~10 .lut_mask = 16'h3C3F;
defparam \master2_inst|counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y69_N17
dffeas \master2_inst|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[1] .is_wysiwyg = "true";
defparam \master2_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N18
cycloneive_lcell_comb \master2_inst|counter[2]~12 (
// Equation(s):
// \master2_inst|counter[2]~12_combout  = (\master2_inst|counter [2] & (\master2_inst|counter[1]~11  $ (GND))) # (!\master2_inst|counter [2] & (!\master2_inst|counter[1]~11  & VCC))
// \master2_inst|counter[2]~13  = CARRY((\master2_inst|counter [2] & !\master2_inst|counter[1]~11 ))

	.dataa(gnd),
	.datab(\master2_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_inst|counter[1]~11 ),
	.combout(\master2_inst|counter[2]~12_combout ),
	.cout(\master2_inst|counter[2]~13 ));
// synopsys translate_off
defparam \master2_inst|counter[2]~12 .lut_mask = 16'hC30C;
defparam \master2_inst|counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y69_N19
dffeas \master2_inst|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[2] .is_wysiwyg = "true";
defparam \master2_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y69_N21
dffeas \master2_inst|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master2_inst|counter[3]~22_combout ),
	.sload(gnd),
	.ena(\master2_inst|counter[3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|counter[3] .is_wysiwyg = "true";
defparam \master2_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N8
cycloneive_lcell_comb \master2_inst|Equal2~0 (
// Equation(s):
// \master2_inst|Equal2~0_combout  = (\master2_inst|counter [3] & (!\master2_inst|counter [2] & (\master2_inst|Decoder0~0_combout  & \master2_inst|Equal0~2_combout )))

	.dataa(\master2_inst|counter [3]),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|Decoder0~0_combout ),
	.datad(\master2_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Equal2~0 .lut_mask = 16'h2000;
defparam \master2_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N30
cycloneive_lcell_comb \master2_inst|Selector18~0 (
// Equation(s):
// \master2_inst|Selector18~0_combout  = (\master2_inst|state.READ_HOLD~q  & (!\master2_inst|counter [3] & \master2_inst|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\master2_inst|state.READ_HOLD~q ),
	.datac(\master2_inst|counter [3]),
	.datad(\master2_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector18~0 .lut_mask = 16'h0C00;
defparam \master2_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \master2_inst|state~21 (
// Equation(s):
// \master2_inst|state~21_combout  = ((!\m2_wvalid~q  & !\master2_inst|state.IDLE~q )) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(\master2_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_inst|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|state~21 .lut_mask = 16'h333F;
defparam \master2_inst|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \master2_inst|state~22 (
// Equation(s):
// \master2_inst|state~22_combout  = (!\master2_inst|Selector18~0_combout  & (!\master2_inst|state~21_combout  & ((!\master2_inst|state.WDATA~q ) # (!\master2_inst|Equal2~0_combout ))))

	.dataa(\master2_inst|Equal2~0_combout ),
	.datab(\master2_inst|Selector18~0_combout ),
	.datac(\master2_inst|state~21_combout ),
	.datad(\master2_inst|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_inst|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|state~22 .lut_mask = 16'h0103;
defparam \master2_inst|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \master2_inst|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|state.IDLE .is_wysiwyg = "true";
defparam \master2_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \master2_inst|Selector0~0 (
// Equation(s):
// \master2_inst|Selector0~0_combout  = (\master2_inst|state.REQ~q ) # ((\master2_inst|state.IDLE~q  & \master2_inst|mbreq~q ))

	.dataa(gnd),
	.datab(\master2_inst|state.IDLE~q ),
	.datac(\master2_inst|mbreq~q ),
	.datad(\master2_inst|state.REQ~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector0~0 .lut_mask = 16'hFFC0;
defparam \master2_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N17
dffeas \master2_inst|mbreq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mbreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mbreq .is_wysiwyg = "true";
defparam \master2_inst|mbreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N8
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector7~0 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector7~0_combout  = (!\bus_inst|arbiter_inst|always0~3_combout  & (\bus_inst|arbiter_inst|state.M2~q  & ((\bus_inst|arbiter_inst|always0~4_combout ) # (\master2_inst|mbreq~q ))))

	.dataa(\bus_inst|arbiter_inst|always0~3_combout ),
	.datab(\bus_inst|arbiter_inst|always0~4_combout ),
	.datac(\bus_inst|arbiter_inst|state.M2~q ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector7~0 .lut_mask = 16'h5040;
defparam \bus_inst|arbiter_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N26
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector7~1 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector7~1_combout  = (\bus_inst|arbiter_inst|Selector7~0_combout ) # ((!\bus_inst|arbiter_inst|state.IDLE~q  & \bus_inst|arbiter_inst|msel~q ))

	.dataa(\bus_inst|arbiter_inst|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|msel~q ),
	.datad(\bus_inst|arbiter_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector7~1 .lut_mask = 16'hFF50;
defparam \bus_inst|arbiter_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N27
dffeas \bus_inst|arbiter_inst|msel (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|msel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msel .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|msel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \master2_inst|Selector26~0 (
// Equation(s):
// \master2_inst|Selector26~0_combout  = (\master2_inst|Equal0~4_combout  & ((\master2_inst|counter [3] & ((\master2_inst|state.SLAVE_ADDR~q ))) # (!\master2_inst|counter [3] & (\master2_inst|state.ADDR~q )))) # (!\master2_inst|Equal0~4_combout  & 
// (((\master2_inst|state.ADDR~q ) # (\master2_inst|state.SLAVE_ADDR~q ))))

	.dataa(\master2_inst|counter [3]),
	.datab(\master2_inst|state.ADDR~q ),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector26~0 .lut_mask = 16'hE4FC;
defparam \master2_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \master2_inst|Selector26~1 (
// Equation(s):
// \master2_inst|Selector26~1_combout  = (!\master2_inst|state.SLAVE_ADDR~q  & (\master2_inst|bwvalid~q  & (!\master2_inst|state.ADDR~q  & !\master2_inst|state.WDATA~q )))

	.dataa(\master2_inst|state.SLAVE_ADDR~q ),
	.datab(\master2_inst|bwvalid~q ),
	.datac(\master2_inst|state.ADDR~q ),
	.datad(\master2_inst|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector26~1 .lut_mask = 16'h0004;
defparam \master2_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \master2_inst|Selector26~2 (
// Equation(s):
// \master2_inst|Selector26~2_combout  = (\master2_inst|Selector26~0_combout ) # ((\master2_inst|Selector26~1_combout ) # ((\master2_inst|state.WDATA~q  & !\master2_inst|Equal2~0_combout )))

	.dataa(\master2_inst|state.WDATA~q ),
	.datab(\master2_inst|Selector26~0_combout ),
	.datac(\master2_inst|Selector26~1_combout ),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector26~2 .lut_mask = 16'hFCFE;
defparam \master2_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \master2_inst|bwvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|bwvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|bwvalid .is_wysiwyg = "true";
defparam \master2_inst|bwvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N12
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector11~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector11~0_combout  = (!\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|arbiter_inst|msel~q  & ((!\master2_inst|bwvalid~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (!\master1_inst|bwvalid~q ))))

	.dataa(\bus_inst|arbiter_inst|msel~q ),
	.datab(\master1_inst|bwvalid~q ),
	.datac(\bus_inst|addr_decoder|state.IDLE~q ),
	.datad(\master2_inst|bwvalid~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector11~0 .lut_mask = 16'h010B;
defparam \bus_inst|addr_decoder|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N16
cycloneive_lcell_comb \bus_inst|addr_decoder|counter[0]~3 (
// Equation(s):
// \bus_inst|addr_decoder|counter[0]~3_combout  = ((!\bus_inst|addr_decoder|state.S_CONNECT~q  & (!\bus_inst|addr_decoder|state.WAIT_TXN~q  & !\bus_inst|addr_decoder|Selector11~0_combout ))) # (!\rstn~input_o )

	.dataa(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datad(\bus_inst|addr_decoder|Selector11~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter[0]~3 .lut_mask = 16'h3337;
defparam \bus_inst|addr_decoder|counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N27
dffeas \bus_inst|addr_decoder|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter[1] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N22
cycloneive_lcell_comb \bus_inst|addr_decoder|Add0~0 (
// Equation(s):
// \bus_inst|addr_decoder|Add0~0_combout  = (\bus_inst|addr_decoder|counter [0] & \bus_inst|addr_decoder|counter [1])

	.dataa(\bus_inst|addr_decoder|counter [0]),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Add0~0 .lut_mask = 16'hA0A0;
defparam \bus_inst|addr_decoder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N6
cycloneive_lcell_comb \bus_inst|addr_decoder|counter~7 (
// Equation(s):
// \bus_inst|addr_decoder|counter~7_combout  = (\bus_inst|addr_decoder|counter~2_combout  & (\bus_inst|addr_decoder|counter [2] $ (((\bus_inst|addr_decoder|counter [1] & \bus_inst|addr_decoder|counter [0])))))

	.dataa(\bus_inst|addr_decoder|counter [1]),
	.datab(\bus_inst|addr_decoder|counter~2_combout ),
	.datac(\bus_inst|addr_decoder|counter [2]),
	.datad(\bus_inst|addr_decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter~7 .lut_mask = 16'h48C0;
defparam \bus_inst|addr_decoder|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N7
dffeas \bus_inst|addr_decoder|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter[2] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N0
cycloneive_lcell_comb \bus_inst|addr_decoder|counter~4 (
// Equation(s):
// \bus_inst|addr_decoder|counter~4_combout  = (\bus_inst|addr_decoder|counter~2_combout  & (\bus_inst|addr_decoder|counter [3] $ (((\bus_inst|addr_decoder|Add0~0_combout  & \bus_inst|addr_decoder|counter [2])))))

	.dataa(\bus_inst|addr_decoder|Add0~0_combout ),
	.datab(\bus_inst|addr_decoder|counter~2_combout ),
	.datac(\bus_inst|addr_decoder|counter [3]),
	.datad(\bus_inst|addr_decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter~4 .lut_mask = 16'h48C0;
defparam \bus_inst|addr_decoder|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N1
dffeas \bus_inst|addr_decoder|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter[3] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N20
cycloneive_lcell_comb \bus_inst|addr_decoder|Equal0~0 (
// Equation(s):
// \bus_inst|addr_decoder|Equal0~0_combout  = ((\bus_inst|addr_decoder|counter [3]) # ((\bus_inst|addr_decoder|counter [2]) # (!\bus_inst|addr_decoder|counter [0]))) # (!\bus_inst|addr_decoder|counter [1])

	.dataa(\bus_inst|addr_decoder|counter [1]),
	.datab(\bus_inst|addr_decoder|counter [3]),
	.datac(\bus_inst|addr_decoder|counter [0]),
	.datad(\bus_inst|addr_decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Equal0~0 .lut_mask = 16'hFFDF;
defparam \bus_inst|addr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N18
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector12~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector12~0_combout  = (!\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|arbiter_inst|msel~q  & (\master2_inst|bwvalid~q )) # (!\bus_inst|arbiter_inst|msel~q  & ((\master1_inst|bwvalid~q )))))

	.dataa(\bus_inst|arbiter_inst|msel~q ),
	.datab(\master2_inst|bwvalid~q ),
	.datac(\bus_inst|addr_decoder|state.IDLE~q ),
	.datad(\master1_inst|bwvalid~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector12~0 .lut_mask = 16'h0D08;
defparam \bus_inst|addr_decoder|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N4
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector12~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector12~1_combout  = (\bus_inst|addr_decoder|Selector12~0_combout ) # ((\bus_inst|addr_decoder|Equal0~0_combout  & \bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|Equal0~0_combout ),
	.datac(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datad(\bus_inst|addr_decoder|Selector12~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector12~1 .lut_mask = 16'hFFC0;
defparam \bus_inst|addr_decoder|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N5
dffeas \bus_inst|addr_decoder|state.S_ADDR_RECEIVE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|state.S_ADDR_RECEIVE .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|state.S_ADDR_RECEIVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N30
cycloneive_lcell_comb \bus_inst|addr_decoder|counter~5 (
// Equation(s):
// \bus_inst|addr_decoder|counter~5_combout  = (!\bus_inst|addr_decoder|counter [0]) # (!\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q )

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datac(\bus_inst|addr_decoder|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter~5 .lut_mask = 16'h3F3F;
defparam \bus_inst|addr_decoder|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y65_N31
dffeas \bus_inst|addr_decoder|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|counter[0] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N10
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_addr~0 (
// Equation(s):
// \bus_inst|addr_decoder|slave_addr~0_combout  = (!\bus_inst|addr_decoder|counter [2] & (\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q  & (\bus_inst|addr_decoder|state.IDLE~q  & !\bus_inst|addr_decoder|counter [3])))

	.dataa(\bus_inst|addr_decoder|counter [2]),
	.datab(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datac(\bus_inst|addr_decoder|state.IDLE~q ),
	.datad(\bus_inst|addr_decoder|counter [3]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr~0 .lut_mask = 16'h0040;
defparam \bus_inst|addr_decoder|slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N2
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_addr~2 (
// Equation(s):
// \bus_inst|addr_decoder|slave_addr~2_combout  = (\bus_inst|addr_decoder|Selector14~1_combout ) # ((!\bus_inst|addr_decoder|counter [0] & (\bus_inst|addr_decoder|counter [1] & \bus_inst|addr_decoder|slave_addr~0_combout )))

	.dataa(\bus_inst|addr_decoder|counter [0]),
	.datab(\bus_inst|addr_decoder|Selector14~1_combout ),
	.datac(\bus_inst|addr_decoder|counter [1]),
	.datad(\bus_inst|addr_decoder|slave_addr~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr~2 .lut_mask = 16'hDCCC;
defparam \bus_inst|addr_decoder|slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N18
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector4~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector4~1_combout  = (\bus_inst|addr_decoder|slave_addr~2_combout  & (\bus_inst|addr_decoder|Selector4~0_combout )) # (!\bus_inst|addr_decoder|slave_addr~2_combout  & ((\bus_inst|addr_decoder|slave_addr [2])))

	.dataa(\bus_inst|addr_decoder|Selector4~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|slave_addr [2]),
	.datad(\bus_inst|addr_decoder|slave_addr~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector4~1 .lut_mask = 16'hAAF0;
defparam \bus_inst|addr_decoder|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N19
dffeas \bus_inst|addr_decoder|slave_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N8
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_addr~1 (
// Equation(s):
// \bus_inst|addr_decoder|slave_addr~1_combout  = (\bus_inst|addr_decoder|slave_addr~0_combout  & ((\bus_inst|addr_decoder|Add0~0_combout ) # ((\bus_inst|arbiter_inst|split_grant~q  & \bus_inst|addr_decoder|Selector11~0_combout )))) # 
// (!\bus_inst|addr_decoder|slave_addr~0_combout  & (\bus_inst|arbiter_inst|split_grant~q  & ((\bus_inst|addr_decoder|Selector11~0_combout ))))

	.dataa(\bus_inst|addr_decoder|slave_addr~0_combout ),
	.datab(\bus_inst|arbiter_inst|split_grant~q ),
	.datac(\bus_inst|addr_decoder|Add0~0_combout ),
	.datad(\bus_inst|addr_decoder|Selector11~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr~1 .lut_mask = 16'hECA0;
defparam \bus_inst|addr_decoder|slave_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N26
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_split_addr~4 (
// Equation(s):
// \bus_inst|addr_decoder|slave_split_addr~4_combout  = (\rstn~input_o  & (\bus_inst|addr_decoder|state.WAIT_TXN~q  & \bus_inst|addr_decoder|slave_addr [3]))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datac(gnd),
	.datad(\bus_inst|addr_decoder|slave_addr [3]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_split_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr~4 .lut_mask = 16'h8800;
defparam \bus_inst|addr_decoder|slave_split_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N27
dffeas \bus_inst|addr_decoder|slave_split_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|slave_split_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|slave_split_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_split_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_split_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N24
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector3~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector3~0_combout  = (\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\bus_inst|addr_decoder|state.IDLE~q  & (\bus_inst|addr_decoder|slave_split_addr [3]))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|state.IDLE~q ),
	.datac(\bus_inst|addr_decoder|slave_split_addr [3]),
	.datad(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector3~0 .lut_mask = 16'hFC30;
defparam \bus_inst|addr_decoder|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N24
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector3~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector3~1_combout  = (\bus_inst|addr_decoder|slave_addr~1_combout  & ((\bus_inst|addr_decoder|Selector3~0_combout ))) # (!\bus_inst|addr_decoder|slave_addr~1_combout  & (\bus_inst|addr_decoder|slave_addr [3]))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|slave_addr~1_combout ),
	.datac(\bus_inst|addr_decoder|slave_addr [3]),
	.datad(\bus_inst|addr_decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector3~1 .lut_mask = 16'hFC30;
defparam \bus_inst|addr_decoder|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N25
dffeas \bus_inst|addr_decoder|slave_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N14
cycloneive_lcell_comb \bus_inst|addr_decoder|always1~0 (
// Equation(s):
// \bus_inst|addr_decoder|always1~0_combout  = (\bus_inst|addr_decoder|slave_addr [2]) # ((\bus_inst|addr_decoder|slave_addr [3]) # ((\bus_inst|addr_decoder|slave_addr [0] & \bus_inst|addr_decoder|slave_addr [1])))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_addr [2]),
	.datac(\bus_inst|addr_decoder|slave_addr [1]),
	.datad(\bus_inst|addr_decoder|slave_addr [3]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|always1~0 .lut_mask = 16'hFFEC;
defparam \bus_inst|addr_decoder|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N28
cycloneive_lcell_comb \bus_inst|addr_decoder|Mux0~0 (
// Equation(s):
// \bus_inst|addr_decoder|Mux0~0_combout  = (!\bus_inst|addr_decoder|slave_addr [0] & ((\bus_inst|addr_decoder|slave_addr [1] & ((\slave3|u_if|sready~q ))) # (!\bus_inst|addr_decoder|slave_addr [1] & (\slave1|u_if|sready~q ))))

	.dataa(\bus_inst|addr_decoder|slave_addr [1]),
	.datab(\slave1|u_if|sready~q ),
	.datac(\slave3|u_if|sready~q ),
	.datad(\bus_inst|addr_decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Mux0~0 .lut_mask = 16'h00E4;
defparam \bus_inst|addr_decoder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N22
cycloneive_lcell_comb \bus_inst|addr_decoder|always1~1 (
// Equation(s):
// \bus_inst|addr_decoder|always1~1_combout  = (\bus_inst|addr_decoder|always1~0_combout ) # ((!\bus_inst|addr_decoder|Mux0~0_combout  & ((!\slave2|u_if|sready~q ) # (!\bus_inst|addr_decoder|slave_addr [0]))))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\slave2|u_if|sready~q ),
	.datac(\bus_inst|addr_decoder|always1~0_combout ),
	.datad(\bus_inst|addr_decoder|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|always1~1 .lut_mask = 16'hF0F7;
defparam \bus_inst|addr_decoder|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N26
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector0~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector0~0_combout  = (\bus_inst|addr_decoder|ack~q  & ((\bus_inst|addr_decoder|state.S_CONNECT~q ) # ((\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ) # (\bus_inst|addr_decoder|state.WAIT_TXN~q ))))

	.dataa(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datab(\bus_inst|addr_decoder|state.S_ADDR_RECEIVE~q ),
	.datac(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datad(\bus_inst|addr_decoder|ack~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector0~0 .lut_mask = 16'hFE00;
defparam \bus_inst|addr_decoder|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N24
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector0~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector0~1_combout  = (\bus_inst|addr_decoder|Selector0~0_combout ) # ((!\bus_inst|addr_decoder|always1~1_combout  & \bus_inst|addr_decoder|state.S_CONNECT~q ))

	.dataa(\bus_inst|addr_decoder|always1~1_combout ),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|Selector0~0_combout ),
	.datad(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector0~1 .lut_mask = 16'hF5F0;
defparam \bus_inst|addr_decoder|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N25
dffeas \bus_inst|addr_decoder|ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|ack .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N12
cycloneive_lcell_comb \master1_inst|Selector20~0 (
// Equation(s):
// \master1_inst|Selector20~0_combout  = (\bus_inst|arbiter_inst|bgrant1~q  & ((\master1_inst|state.REQ~q ) # ((!\bus_inst|addr_decoder|ack~q  & \master1_inst|state.SLAVE_ADDR~q )))) # (!\bus_inst|arbiter_inst|bgrant1~q  & (!\bus_inst|addr_decoder|ack~q  & 
// ((\master1_inst|state.SLAVE_ADDR~q ))))

	.dataa(\bus_inst|arbiter_inst|bgrant1~q ),
	.datab(\bus_inst|addr_decoder|ack~q ),
	.datac(\master1_inst|state.REQ~q ),
	.datad(\master1_inst|state.SLAVE_ADDR~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector20~0 .lut_mask = 16'hB3A0;
defparam \master1_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N2
cycloneive_lcell_comb \master1_inst|Selector20~1 (
// Equation(s):
// \master1_inst|Selector20~1_combout  = (\master1_inst|Selector20~0_combout ) # ((\master1_inst|state.SLAVE_ADDR~q  & ((\master1_inst|counter [3]) # (!\master1_inst|Equal0~4_combout ))))

	.dataa(\master1_inst|Selector20~0_combout ),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|state.SLAVE_ADDR~q ),
	.datad(\master1_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector20~1 .lut_mask = 16'hEAFA;
defparam \master1_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N3
dffeas \master1_inst|state.SLAVE_ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.SLAVE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.SLAVE_ADDR .is_wysiwyg = "true";
defparam \master1_inst|state.SLAVE_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N28
cycloneive_lcell_comb \master1_inst|Selector26~3 (
// Equation(s):
// \master1_inst|Selector26~3_combout  = (\master1_inst|state.ADDR~q  & ((!\master1_inst|Equal0~4_combout ) # (!\master1_inst|counter [3])))

	.dataa(gnd),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|state.ADDR~q ),
	.datad(\master1_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector26~3 .lut_mask = 16'h30F0;
defparam \master1_inst|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N14
cycloneive_lcell_comb \master1_inst|Selector21~0 (
// Equation(s):
// \master1_inst|Selector21~0_combout  = (\master1_inst|Selector26~3_combout ) # ((\master1_inst|state.SLAVE_ADDR~q  & (\bus_inst|addr_decoder|ack~q  & \master1_inst|Equal0~3_combout )))

	.dataa(\master1_inst|state.SLAVE_ADDR~q ),
	.datab(\master1_inst|Selector26~3_combout ),
	.datac(\bus_inst|addr_decoder|ack~q ),
	.datad(\master1_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector21~0 .lut_mask = 16'hECCC;
defparam \master1_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N15
dffeas \master1_inst|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.ADDR .is_wysiwyg = "true";
defparam \master1_inst|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N18
cycloneive_lcell_comb \master1_inst|Selector26~1 (
// Equation(s):
// \master1_inst|Selector26~1_combout  = (\master1_inst|bwvalid~q  & (!\master1_inst|state.ADDR~q  & (!\master1_inst|state.WDATA~q  & !\master1_inst|state.SLAVE_ADDR~q )))

	.dataa(\master1_inst|bwvalid~q ),
	.datab(\master1_inst|state.ADDR~q ),
	.datac(\master1_inst|state.WDATA~q ),
	.datad(\master1_inst|state.SLAVE_ADDR~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector26~1 .lut_mask = 16'h0002;
defparam \master1_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N12
cycloneive_lcell_comb \master1_inst|Selector26~0 (
// Equation(s):
// \master1_inst|Selector26~0_combout  = (\master1_inst|Equal0~4_combout  & ((\master1_inst|counter [3] & (\master1_inst|state.SLAVE_ADDR~q )) # (!\master1_inst|counter [3] & ((\master1_inst|state.ADDR~q ))))) # (!\master1_inst|Equal0~4_combout  & 
// ((\master1_inst|state.SLAVE_ADDR~q ) # ((\master1_inst|state.ADDR~q ))))

	.dataa(\master1_inst|state.SLAVE_ADDR~q ),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|state.ADDR~q ),
	.datad(\master1_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector26~0 .lut_mask = 16'hB8FA;
defparam \master1_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N20
cycloneive_lcell_comb \master1_inst|Selector26~2 (
// Equation(s):
// \master1_inst|Selector26~2_combout  = (\master1_inst|Selector26~1_combout ) # ((\master1_inst|Selector26~0_combout ) # ((\master1_inst|state.WDATA~q  & !\master1_inst|Equal2~0_combout )))

	.dataa(\master1_inst|Selector26~1_combout ),
	.datab(\master1_inst|state.WDATA~q ),
	.datac(\master1_inst|Selector26~0_combout ),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector26~2 .lut_mask = 16'hFAFE;
defparam \master1_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N21
dffeas \master1_inst|bwvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|bwvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|bwvalid .is_wysiwyg = "true";
defparam \master1_inst|bwvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N28
cycloneive_lcell_comb \bus_inst|mctrl_mux|dout[0]~0 (
// Equation(s):
// \bus_inst|mctrl_mux|dout[0]~0_combout  = (\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|bwvalid~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|bwvalid~q ))

	.dataa(gnd),
	.datab(\master1_inst|bwvalid~q ),
	.datac(\bus_inst|arbiter_inst|msel~q ),
	.datad(\master2_inst|bwvalid~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|dout[0]~0 .lut_mask = 16'hFC0C;
defparam \bus_inst|mctrl_mux|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N16
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector14~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector14~1_combout  = (!\bus_inst|mctrl_mux|dout[0]~0_combout  & (\bus_inst|arbiter_inst|split_grant~q  & !\bus_inst|addr_decoder|state.IDLE~q ))

	.dataa(gnd),
	.datab(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datac(\bus_inst|arbiter_inst|split_grant~q ),
	.datad(\bus_inst|addr_decoder|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector14~1 .lut_mask = 16'h0030;
defparam \bus_inst|addr_decoder|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N0
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector15~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector15~0_combout  = (\bus_inst|addr_decoder|Selector14~1_combout  & (((\bus_inst|addr_decoder|state.IDLE~q )))) # (!\bus_inst|addr_decoder|Selector14~1_combout  & ((\bus_inst|addr_decoder|split_pending~q ) # 
// ((\bus_inst|addr_decoder|split_pending~0_combout  & \bus_inst|addr_decoder|state.IDLE~q ))))

	.dataa(\bus_inst|addr_decoder|split_pending~0_combout ),
	.datab(\bus_inst|addr_decoder|state.IDLE~q ),
	.datac(\bus_inst|addr_decoder|split_pending~q ),
	.datad(\bus_inst|addr_decoder|Selector14~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector15~0 .lut_mask = 16'hCCF8;
defparam \bus_inst|addr_decoder|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N1
dffeas \bus_inst|addr_decoder|split_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|split_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|split_pending .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|split_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N2
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_split_addr[0]~1 (
// Equation(s):
// \bus_inst|addr_decoder|slave_split_addr[0]~1_combout  = ((\bus_inst|addr_decoder|Selector14~1_combout ) # ((\bus_inst|addr_decoder|split_pending~0_combout  & !\bus_inst|addr_decoder|split_pending~q ))) # (!\rstn~input_o )

	.dataa(\bus_inst|addr_decoder|split_pending~0_combout ),
	.datab(\bus_inst|addr_decoder|split_pending~q ),
	.datac(\rstn~input_o ),
	.datad(\bus_inst|addr_decoder|Selector14~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_split_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr[0]~1 .lut_mask = 16'hFF2F;
defparam \bus_inst|addr_decoder|slave_split_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N11
dffeas \bus_inst|addr_decoder|slave_split_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|slave_split_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|addr_decoder|slave_split_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_split_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_split_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_split_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N30
cycloneive_lcell_comb \bus_inst|addr_decoder|state~8 (
// Equation(s):
// \bus_inst|addr_decoder|state~8_combout  = (\bus_inst|addr_decoder|slave_split_addr [0] & (\bus_inst|addr_decoder|slave_addr [0] & (\bus_inst|addr_decoder|slave_split_addr [1] $ (!\bus_inst|addr_decoder|slave_addr [1])))) # 
// (!\bus_inst|addr_decoder|slave_split_addr [0] & (!\bus_inst|addr_decoder|slave_addr [0] & (\bus_inst|addr_decoder|slave_split_addr [1] $ (!\bus_inst|addr_decoder|slave_addr [1]))))

	.dataa(\bus_inst|addr_decoder|slave_split_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_split_addr [1]),
	.datac(\bus_inst|addr_decoder|slave_addr [1]),
	.datad(\bus_inst|addr_decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~8 .lut_mask = 16'h8241;
defparam \bus_inst|addr_decoder|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N16
cycloneive_lcell_comb \bus_inst|addr_decoder|state~9 (
// Equation(s):
// \bus_inst|addr_decoder|state~9_combout  = (\bus_inst|addr_decoder|slave_split_addr [3] & (\bus_inst|addr_decoder|slave_addr [3] & (\bus_inst|addr_decoder|slave_addr [2] $ (!\bus_inst|addr_decoder|slave_split_addr [2])))) # 
// (!\bus_inst|addr_decoder|slave_split_addr [3] & (!\bus_inst|addr_decoder|slave_addr [3] & (\bus_inst|addr_decoder|slave_addr [2] $ (!\bus_inst|addr_decoder|slave_split_addr [2]))))

	.dataa(\bus_inst|addr_decoder|slave_split_addr [3]),
	.datab(\bus_inst|addr_decoder|slave_addr [2]),
	.datac(\bus_inst|addr_decoder|slave_split_addr [2]),
	.datad(\bus_inst|addr_decoder|slave_addr [3]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~9 .lut_mask = 16'h8241;
defparam \bus_inst|addr_decoder|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N22
cycloneive_lcell_comb \bus_inst|addr_decoder|state~10 (
// Equation(s):
// \bus_inst|addr_decoder|state~10_combout  = (\slave3|u_if|ssplit~q  & (((\bus_inst|addr_decoder|state~8_combout  & \bus_inst|addr_decoder|state~9_combout )) # (!\bus_inst|addr_decoder|split_pending~q )))

	.dataa(\bus_inst|addr_decoder|state~8_combout ),
	.datab(\bus_inst|addr_decoder|split_pending~q ),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\bus_inst|addr_decoder|state~9_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~10 .lut_mask = 16'hB030;
defparam \bus_inst|addr_decoder|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N10
cycloneive_lcell_comb \bus_inst|addr_decoder|state~11 (
// Equation(s):
// \bus_inst|addr_decoder|state~11_combout  = (\bus_inst|addr_decoder|state~10_combout ) # ((\bus_inst|addr_decoder|Mux0~0_combout ) # ((\bus_inst|addr_decoder|slave_addr [0] & \slave2|u_if|sready~q )))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\slave2|u_if|sready~q ),
	.datac(\bus_inst|addr_decoder|state~10_combout ),
	.datad(\bus_inst|addr_decoder|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~11 .lut_mask = 16'hFFF8;
defparam \bus_inst|addr_decoder|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N2
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector14~2 (
// Equation(s):
// \bus_inst|addr_decoder|Selector14~2_combout  = (\bus_inst|mctrl_mux|dout[0]~0_combout  & (\bus_inst|addr_decoder|state.S_CONNECT~q  & !\bus_inst|addr_decoder|always1~1_combout ))

	.dataa(gnd),
	.datab(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datac(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datad(\bus_inst|addr_decoder|always1~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector14~2 .lut_mask = 16'h00C0;
defparam \bus_inst|addr_decoder|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N22
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector14~3 (
// Equation(s):
// \bus_inst|addr_decoder|Selector14~3_combout  = (\bus_inst|addr_decoder|Selector14~1_combout ) # ((\bus_inst|addr_decoder|Selector14~2_combout ) # ((!\bus_inst|addr_decoder|state~11_combout  & \bus_inst|addr_decoder|state.WAIT_TXN~q )))

	.dataa(\bus_inst|addr_decoder|state~11_combout ),
	.datab(\bus_inst|addr_decoder|Selector14~1_combout ),
	.datac(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datad(\bus_inst|addr_decoder|Selector14~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector14~3 .lut_mask = 16'hFFDC;
defparam \bus_inst|addr_decoder|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N23
dffeas \bus_inst|addr_decoder|state.WAIT_TXN (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|state.WAIT_TXN .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|state.WAIT_TXN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N30
cycloneive_lcell_comb \bus_inst|addr_decoder|mvalid[2]~0 (
// Equation(s):
// \bus_inst|addr_decoder|mvalid[2]~0_combout  = (!\bus_inst|addr_decoder|slave_addr [2] & (!\bus_inst|addr_decoder|slave_addr [3] & ((\bus_inst|addr_decoder|state.WAIT_TXN~q ) # (\bus_inst|addr_decoder|state.S_CONNECT~q ))))

	.dataa(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datab(\bus_inst|addr_decoder|slave_addr [2]),
	.datac(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datad(\bus_inst|addr_decoder|slave_addr [3]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|mvalid[2]~0 .lut_mask = 16'h0032;
defparam \bus_inst|addr_decoder|mvalid[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N12
cycloneive_lcell_comb \bus_inst|addr_decoder|mvalid[1]~2 (
// Equation(s):
// \bus_inst|addr_decoder|mvalid[1]~2_combout  = (\bus_inst|addr_decoder|slave_addr [0] & (!\bus_inst|addr_decoder|slave_addr [1] & (\bus_inst|addr_decoder|mvalid[2]~0_combout  & \bus_inst|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_addr [1]),
	.datac(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datad(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|mvalid[1]~2 .lut_mask = 16'h2000;
defparam \bus_inst|addr_decoder|mvalid[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N0
cycloneive_lcell_comb \slave2|u_if|counter[0]~8 (
// Equation(s):
// \slave2|u_if|counter[0]~8_combout  = \slave2|u_if|counter [0] $ (VCC)
// \slave2|u_if|counter[0]~9  = CARRY(\slave2|u_if|counter [0])

	.dataa(gnd),
	.datab(\slave2|u_if|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave2|u_if|counter[0]~8_combout ),
	.cout(\slave2|u_if|counter[0]~9 ));
// synopsys translate_off
defparam \slave2|u_if|counter[0]~8 .lut_mask = 16'h33CC;
defparam \slave2|u_if|counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N14
cycloneive_lcell_comb \slave2|u_if|Equal0~1 (
// Equation(s):
// \slave2|u_if|Equal0~1_combout  = (!\slave2|u_if|counter [2] & (\slave2|u_if|counter [0] & \slave2|u_if|counter [1]))

	.dataa(\slave2|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Equal0~1 .lut_mask = 16'h5000;
defparam \slave2|u_if|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N6
cycloneive_lcell_comb \slave2|u_if|counter[3]~20 (
// Equation(s):
// \slave2|u_if|counter[3]~20_combout  = (\slave2|u_if|counter [3] & (!\slave2|u_if|counter[2]~19 )) # (!\slave2|u_if|counter [3] & ((\slave2|u_if|counter[2]~19 ) # (GND)))
// \slave2|u_if|counter[3]~21  = CARRY((!\slave2|u_if|counter[2]~19 ) # (!\slave2|u_if|counter [3]))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[2]~19 ),
	.combout(\slave2|u_if|counter[3]~20_combout ),
	.cout(\slave2|u_if|counter[3]~21 ));
// synopsys translate_off
defparam \slave2|u_if|counter[3]~20 .lut_mask = 16'h5A5F;
defparam \slave2|u_if|counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N8
cycloneive_lcell_comb \slave2|u_if|counter[4]~22 (
// Equation(s):
// \slave2|u_if|counter[4]~22_combout  = (\slave2|u_if|counter [4] & (\slave2|u_if|counter[3]~21  $ (GND))) # (!\slave2|u_if|counter [4] & (!\slave2|u_if|counter[3]~21  & VCC))
// \slave2|u_if|counter[4]~23  = CARRY((\slave2|u_if|counter [4] & !\slave2|u_if|counter[3]~21 ))

	.dataa(gnd),
	.datab(\slave2|u_if|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[3]~21 ),
	.combout(\slave2|u_if|counter[4]~22_combout ),
	.cout(\slave2|u_if|counter[4]~23 ));
// synopsys translate_off
defparam \slave2|u_if|counter[4]~22 .lut_mask = 16'hC30C;
defparam \slave2|u_if|counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N26
cycloneive_lcell_comb \slave2|u_if|mode~0 (
// Equation(s):
// \slave2|u_if|mode~0_combout  = (\bus_inst|addr_decoder|mvalid[1]~2_combout  & ((\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|mode~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|mode~q ))))

	.dataa(\bus_inst|arbiter_inst|msel~q ),
	.datab(\master1_inst|mode~q ),
	.datac(\master2_inst|mode~q ),
	.datad(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|mode~0 .lut_mask = 16'hE400;
defparam \slave2|u_if|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N20
cycloneive_lcell_comb \slave2|u_if|counter[7]~10 (
// Equation(s):
// \slave2|u_if|counter[7]~10_combout  = (!\slave2|u_if|state.IDLE~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~10 .lut_mask = 16'h33FF;
defparam \slave2|u_if|counter[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N27
dffeas \slave2|u_if|mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mode .is_wysiwyg = "true";
defparam \slave2|u_if|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N10
cycloneive_lcell_comb \slave2|u_if|Selector64~0 (
// Equation(s):
// \slave2|u_if|Selector64~0_combout  = (\slave2|u_if|mode~q  & (\bus_inst|addr_decoder|mvalid[1]~2_combout  & \slave2|u_if|counter[7]~11_combout ))

	.dataa(\slave2|u_if|mode~q ),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datad(\slave2|u_if|counter[7]~11_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector64~0 .lut_mask = 16'hA000;
defparam \slave2|u_if|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N28
cycloneive_lcell_comb \slave2|u_if|addr~0 (
// Equation(s):
// \slave2|u_if|addr~0_combout  = (\slave2|u_if|counter [2] & \slave2|u_if|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|counter [2]),
	.datad(\slave2|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave2|u_if|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~0 .lut_mask = 16'hF000;
defparam \slave2|u_if|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N16
cycloneive_lcell_comb \slave2|u_if|Equal1~0 (
// Equation(s):
// \slave2|u_if|Equal1~0_combout  = (!\slave2|u_if|counter [3] & (\slave2|u_if|counter [1] & (\slave2|u_if|Equal0~0_combout  & \slave2|u_if|addr~0_combout )))

	.dataa(\slave2|u_if|counter [3]),
	.datab(\slave2|u_if|counter [1]),
	.datac(\slave2|u_if|Equal0~0_combout ),
	.datad(\slave2|u_if|addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Equal1~0 .lut_mask = 16'h4000;
defparam \slave2|u_if|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N28
cycloneive_lcell_comb \slave2|u_if|Selector64~1 (
// Equation(s):
// \slave2|u_if|Selector64~1_combout  = (\slave2|u_if|Selector64~0_combout ) # ((\slave2|u_if|state.WDATA~q  & ((!\slave2|u_if|Equal1~0_combout ) # (!\bus_inst|addr_decoder|mvalid[1]~2_combout ))))

	.dataa(\slave2|u_if|Selector64~0_combout ),
	.datab(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datac(\slave2|u_if|state.WDATA~q ),
	.datad(\slave2|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector64~1 .lut_mask = 16'hBAFA;
defparam \slave2|u_if|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N29
dffeas \slave2|u_if|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector64~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.WDATA .is_wysiwyg = "true";
defparam \slave2|u_if|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N22
cycloneive_lcell_comb \slave2|u_if|counter[7]~14 (
// Equation(s):
// \slave2|u_if|counter[7]~14_combout  = (\rstn~input_o  & ((\slave2|u_if|state.WDATA~q ) # (\slave2|u_if|state.ADDR~q )))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\rstn~input_o ),
	.datac(\slave2|u_if|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~14 .lut_mask = 16'hC8C8;
defparam \slave2|u_if|counter[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N6
cycloneive_lcell_comb \slave2|u_if|state~19 (
// Equation(s):
// \slave2|u_if|state~19_combout  = (\slave2|u_if|state.WDATA~q  & (\rstn~input_o  & (\bus_inst|addr_decoder|mvalid[1]~2_combout  & \slave2|u_if|Equal1~0_combout )))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datad(\slave2|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|state~19 .lut_mask = 16'h8000;
defparam \slave2|u_if|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N7
dffeas \slave2|u_if|state.WDATA_MEM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.WDATA_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.WDATA_MEM .is_wysiwyg = "true";
defparam \slave2|u_if|state.WDATA_MEM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N8
cycloneive_lcell_comb \slave2|u_if|mem_addr~0 (
// Equation(s):
// \slave2|u_if|mem_addr~0_combout  = (\slave2|u_if|state.RDATA~q ) # (\slave2|u_if|state.WDATA_MEM~q )

	.dataa(gnd),
	.datab(\slave2|u_if|state.RDATA~q ),
	.datac(gnd),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|mem_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|mem_addr~0 .lut_mask = 16'hFFCC;
defparam \slave2|u_if|mem_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N24
cycloneive_lcell_comb \slave2|u_if|counter[7]~15 (
// Equation(s):
// \slave2|u_if|counter[7]~15_combout  = (\slave2|u_if|counter[7]~14_combout  & (\bus_inst|addr_decoder|mvalid[1]~2_combout  & ((!\slave2|u_if|mem_addr~0_combout ) # (!\rstn~input_o )))) # (!\slave2|u_if|counter[7]~14_combout  & 
// (((!\slave2|u_if|mem_addr~0_combout )) # (!\rstn~input_o )))

	.dataa(\slave2|u_if|counter[7]~14_combout ),
	.datab(\rstn~input_o ),
	.datac(\slave2|u_if|mem_addr~0_combout ),
	.datad(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~15 .lut_mask = 16'h3F15;
defparam \slave2|u_if|counter[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N9
dffeas \slave2|u_if|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[4] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N10
cycloneive_lcell_comb \slave2|u_if|counter[5]~24 (
// Equation(s):
// \slave2|u_if|counter[5]~24_combout  = (\slave2|u_if|counter [5] & (!\slave2|u_if|counter[4]~23 )) # (!\slave2|u_if|counter [5] & ((\slave2|u_if|counter[4]~23 ) # (GND)))
// \slave2|u_if|counter[5]~25  = CARRY((!\slave2|u_if|counter[4]~23 ) # (!\slave2|u_if|counter [5]))

	.dataa(\slave2|u_if|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[4]~23 ),
	.combout(\slave2|u_if|counter[5]~24_combout ),
	.cout(\slave2|u_if|counter[5]~25 ));
// synopsys translate_off
defparam \slave2|u_if|counter[5]~24 .lut_mask = 16'h5A5F;
defparam \slave2|u_if|counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y65_N11
dffeas \slave2|u_if|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[5] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N12
cycloneive_lcell_comb \slave2|u_if|counter[6]~26 (
// Equation(s):
// \slave2|u_if|counter[6]~26_combout  = (\slave2|u_if|counter [6] & (\slave2|u_if|counter[5]~25  $ (GND))) # (!\slave2|u_if|counter [6] & (!\slave2|u_if|counter[5]~25  & VCC))
// \slave2|u_if|counter[6]~27  = CARRY((\slave2|u_if|counter [6] & !\slave2|u_if|counter[5]~25 ))

	.dataa(\slave2|u_if|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[5]~25 ),
	.combout(\slave2|u_if|counter[6]~26_combout ),
	.cout(\slave2|u_if|counter[6]~27 ));
// synopsys translate_off
defparam \slave2|u_if|counter[6]~26 .lut_mask = 16'hA50A;
defparam \slave2|u_if|counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y65_N13
dffeas \slave2|u_if|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[6] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N14
cycloneive_lcell_comb \slave2|u_if|counter[7]~28 (
// Equation(s):
// \slave2|u_if|counter[7]~28_combout  = \slave2|u_if|counter [7] $ (\slave2|u_if|counter[6]~27 )

	.dataa(gnd),
	.datab(\slave2|u_if|counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave2|u_if|counter[6]~27 ),
	.combout(\slave2|u_if|counter[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~28 .lut_mask = 16'h3C3C;
defparam \slave2|u_if|counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y65_N15
dffeas \slave2|u_if|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[7] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N26
cycloneive_lcell_comb \slave2|u_if|Equal0~0 (
// Equation(s):
// \slave2|u_if|Equal0~0_combout  = (!\slave2|u_if|counter [6] & (!\slave2|u_if|counter [4] & (!\slave2|u_if|counter [7] & !\slave2|u_if|counter [5])))

	.dataa(\slave2|u_if|counter [6]),
	.datab(\slave2|u_if|counter [4]),
	.datac(\slave2|u_if|counter [7]),
	.datad(\slave2|u_if|counter [5]),
	.cin(gnd),
	.combout(\slave2|u_if|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Equal0~0 .lut_mask = 16'h0001;
defparam \slave2|u_if|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N0
cycloneive_lcell_comb \slave2|u_if|counter[7]~11 (
// Equation(s):
// \slave2|u_if|counter[7]~11_combout  = (\slave2|u_if|counter [3] & (\slave2|u_if|Equal0~1_combout  & (\slave2|u_if|state.ADDR~q  & \slave2|u_if|Equal0~0_combout )))

	.dataa(\slave2|u_if|counter [3]),
	.datab(\slave2|u_if|Equal0~1_combout ),
	.datac(\slave2|u_if|state.ADDR~q ),
	.datad(\slave2|u_if|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~11 .lut_mask = 16'h8000;
defparam \slave2|u_if|counter[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N30
cycloneive_lcell_comb \slave2|u_if|counter[7]~12 (
// Equation(s):
// \slave2|u_if|counter[7]~12_combout  = (!\slave2|u_if|counter[7]~11_combout  & (!\slave2|u_if|counter[7]~10_combout  & ((\slave2|u_if|state.ADDR~q ) # (!\slave2|u_if|Equal1~0_combout ))))

	.dataa(\slave2|u_if|counter[7]~11_combout ),
	.datab(\slave2|u_if|state.ADDR~q ),
	.datac(\slave2|u_if|counter[7]~10_combout ),
	.datad(\slave2|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~12 .lut_mask = 16'h0405;
defparam \slave2|u_if|counter[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N20
cycloneive_lcell_comb \slave2|u_if|counter[7]~13 (
// Equation(s):
// \slave2|u_if|counter[7]~13_combout  = (!\slave2|u_if|counter[7]~12_combout  & ((\slave2|u_if|state.IDLE~q ) # ((!\bus_inst|addr_decoder|mvalid[1]~2_combout ) # (!\rstn~input_o ))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(\slave2|u_if|counter[7]~12_combout ),
	.datad(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|counter[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|counter[7]~13 .lut_mask = 16'h0B0F;
defparam \slave2|u_if|counter[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N1
dffeas \slave2|u_if|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[0] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N2
cycloneive_lcell_comb \slave2|u_if|counter[1]~16 (
// Equation(s):
// \slave2|u_if|counter[1]~16_combout  = (\slave2|u_if|counter [1] & (!\slave2|u_if|counter[0]~9 )) # (!\slave2|u_if|counter [1] & ((\slave2|u_if|counter[0]~9 ) # (GND)))
// \slave2|u_if|counter[1]~17  = CARRY((!\slave2|u_if|counter[0]~9 ) # (!\slave2|u_if|counter [1]))

	.dataa(gnd),
	.datab(\slave2|u_if|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[0]~9 ),
	.combout(\slave2|u_if|counter[1]~16_combout ),
	.cout(\slave2|u_if|counter[1]~17 ));
// synopsys translate_off
defparam \slave2|u_if|counter[1]~16 .lut_mask = 16'h3C3F;
defparam \slave2|u_if|counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y65_N3
dffeas \slave2|u_if|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[1] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N4
cycloneive_lcell_comb \slave2|u_if|counter[2]~18 (
// Equation(s):
// \slave2|u_if|counter[2]~18_combout  = (\slave2|u_if|counter [2] & (\slave2|u_if|counter[1]~17  $ (GND))) # (!\slave2|u_if|counter [2] & (!\slave2|u_if|counter[1]~17  & VCC))
// \slave2|u_if|counter[2]~19  = CARRY((\slave2|u_if|counter [2] & !\slave2|u_if|counter[1]~17 ))

	.dataa(gnd),
	.datab(\slave2|u_if|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2|u_if|counter[1]~17 ),
	.combout(\slave2|u_if|counter[2]~18_combout ),
	.cout(\slave2|u_if|counter[2]~19 ));
// synopsys translate_off
defparam \slave2|u_if|counter[2]~18 .lut_mask = 16'hC30C;
defparam \slave2|u_if|counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y65_N5
dffeas \slave2|u_if|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[2] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y65_N7
dffeas \slave2|u_if|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave2|u_if|counter[7]~13_combout ),
	.sload(gnd),
	.ena(\slave2|u_if|counter[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|counter[3] .is_wysiwyg = "true";
defparam \slave2|u_if|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N2
cycloneive_lcell_comb \slave2|u_if|Equal0~2 (
// Equation(s):
// \slave2|u_if|Equal0~2_combout  = (\slave2|u_if|counter [3] & (\slave2|u_if|Equal0~1_combout  & \slave2|u_if|Equal0~0_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|Equal0~1_combout ),
	.datad(\slave2|u_if|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Equal0~2 .lut_mask = 16'hA000;
defparam \slave2|u_if|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N4
cycloneive_lcell_comb \slave2|u_if|Selector62~0 (
// Equation(s):
// \slave2|u_if|Selector62~0_combout  = (\bus_inst|addr_decoder|mvalid[1]~2_combout  & (((!\slave2|u_if|Equal0~2_combout  & \slave2|u_if|state.ADDR~q )) # (!\slave2|u_if|state.IDLE~q ))) # (!\bus_inst|addr_decoder|mvalid[1]~2_combout  & 
// (((\slave2|u_if|state.ADDR~q ))))

	.dataa(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datab(\slave2|u_if|Equal0~2_combout ),
	.datac(\slave2|u_if|state.ADDR~q ),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector62~0 .lut_mask = 16'h70FA;
defparam \slave2|u_if|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N5
dffeas \slave2|u_if|state.ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.ADDR .is_wysiwyg = "true";
defparam \slave2|u_if|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N28
cycloneive_lcell_comb \slave2|u_if|WideOr1 (
// Equation(s):
// \slave2|u_if|WideOr1~combout  = (\slave2|u_if|state.ADDR~q ) # ((\slave2|u_if|state.RDATA_BUS~q ) # (\slave2|u_if|state.WDATA~q ))

	.dataa(gnd),
	.datab(\slave2|u_if|state.ADDR~q ),
	.datac(\slave2|u_if|state.RDATA_BUS~q ),
	.datad(\slave2|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2|u_if|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|WideOr1 .lut_mask = 16'hFFFC;
defparam \slave2|u_if|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N22
cycloneive_lcell_comb \slave2|u_if|Selector21~2 (
// Equation(s):
// \slave2|u_if|Selector21~2_combout  = (\slave2|u_if|WideOr1~combout  & ((\slave2|u_if|mem_ren~q ) # ((!\slave2|u_mem|rvalid~q  & \slave2|u_if|state.RDATA~q )))) # (!\slave2|u_if|WideOr1~combout  & (!\slave2|u_mem|rvalid~q  & ((\slave2|u_if|state.RDATA~q 
// ))))

	.dataa(\slave2|u_if|WideOr1~combout ),
	.datab(\slave2|u_mem|rvalid~q ),
	.datac(\slave2|u_if|mem_ren~q ),
	.datad(\slave2|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector21~2 .lut_mask = 16'hB3A0;
defparam \slave2|u_if|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N23
dffeas \slave2|u_if|mem_ren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_ren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_ren .is_wysiwyg = "true";
defparam \slave2|u_if|mem_ren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N16
cycloneive_lcell_comb \slave2|u_if|Selector20~0 (
// Equation(s):
// \slave2|u_if|Selector20~0_combout  = (\slave2|u_if|state.WDATA_MEM~q ) # ((\slave2|u_if|mem_wen~q  & \slave2|u_if|WideOr1~combout ))

	.dataa(\slave2|u_if|state.WDATA_MEM~q ),
	.datab(gnd),
	.datac(\slave2|u_if|mem_wen~q ),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector20~0 .lut_mask = 16'hFAAA;
defparam \slave2|u_if|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N17
dffeas \slave2|u_if|mem_wen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wen .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N4
cycloneive_lcell_comb \slave2|u_mem|always0~0 (
// Equation(s):
// \slave2|u_mem|always0~0_combout  = (\slave2|u_if|mem_ren~q  & !\slave2|u_if|mem_wen~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|mem_ren~q ),
	.datad(\slave2|u_if|mem_wen~q ),
	.cin(gnd),
	.combout(\slave2|u_mem|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_mem|always0~0 .lut_mask = 16'h00F0;
defparam \slave2|u_mem|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N18
cycloneive_lcell_comb \slave2|u_mem|rvalid~feeder (
// Equation(s):
// \slave2|u_mem|rvalid~feeder_combout  = \slave2|u_mem|always0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_mem|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2|u_mem|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_mem|rvalid~feeder .lut_mask = 16'hF0F0;
defparam \slave2|u_mem|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N19
dffeas \slave2|u_mem|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_mem|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_mem|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_mem|rvalid .is_wysiwyg = "true";
defparam \slave2|u_mem|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N26
cycloneive_lcell_comb \slave2|u_if|Selector63~0 (
// Equation(s):
// \slave2|u_if|Selector63~0_combout  = (\slave2|u_if|state.RDATA~q  & !\slave2|u_mem|rvalid~q )

	.dataa(gnd),
	.datab(\slave2|u_if|state.RDATA~q ),
	.datac(gnd),
	.datad(\slave2|u_mem|rvalid~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector63~0 .lut_mask = 16'h00CC;
defparam \slave2|u_if|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N2
cycloneive_lcell_comb \slave2|u_if|Selector63~1 (
// Equation(s):
// \slave2|u_if|Selector63~1_combout  = (\slave2|u_if|Selector63~0_combout ) # ((\bus_inst|addr_decoder|mvalid[1]~2_combout  & (!\slave2|u_if|mode~q  & \slave2|u_if|counter[7]~11_combout )))

	.dataa(\slave2|u_if|Selector63~0_combout ),
	.datab(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datac(\slave2|u_if|mode~q ),
	.datad(\slave2|u_if|counter[7]~11_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector63~1 .lut_mask = 16'hAEAA;
defparam \slave2|u_if|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N3
dffeas \slave2|u_if|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector63~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.RDATA .is_wysiwyg = "true";
defparam \slave2|u_if|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N24
cycloneive_lcell_comb \slave2|u_if|Selector65~3 (
// Equation(s):
// \slave2|u_if|Selector65~3_combout  = (\slave2|u_if|state.RDATA~q  & ((\slave2|u_mem|rvalid~q ) # ((\slave2|u_if|state.RDATA_BUS~q  & !\slave2|u_if|Equal1~0_combout )))) # (!\slave2|u_if|state.RDATA~q  & (((\slave2|u_if|state.RDATA_BUS~q  & 
// !\slave2|u_if|Equal1~0_combout ))))

	.dataa(\slave2|u_if|state.RDATA~q ),
	.datab(\slave2|u_mem|rvalid~q ),
	.datac(\slave2|u_if|state.RDATA_BUS~q ),
	.datad(\slave2|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector65~3 .lut_mask = 16'h88F8;
defparam \slave2|u_if|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N25
dffeas \slave2|u_if|state.RDATA_BUS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector65~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.RDATA_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.RDATA_BUS .is_wysiwyg = "true";
defparam \slave2|u_if|state.RDATA_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N30
cycloneive_lcell_comb \slave2|u_if|state~17 (
// Equation(s):
// \slave2|u_if|state~17_combout  = ((\slave2|u_if|state.WDATA_MEM~q ) # ((!\slave2|u_if|state.IDLE~q  & !\bus_inst|addr_decoder|mvalid[1]~2_combout ))) # (!\rstn~input_o )

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|state~17 .lut_mask = 16'hFF37;
defparam \slave2|u_if|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N12
cycloneive_lcell_comb \slave2|u_if|state~18 (
// Equation(s):
// \slave2|u_if|state~18_combout  = (!\slave2|u_if|state~17_combout  & ((!\slave2|u_if|Equal1~0_combout ) # (!\slave2|u_if|state.RDATA_BUS~q )))

	.dataa(gnd),
	.datab(\slave2|u_if|state.RDATA_BUS~q ),
	.datac(\slave2|u_if|state~17_combout ),
	.datad(\slave2|u_if|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|state~18 .lut_mask = 16'h030F;
defparam \slave2|u_if|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N13
dffeas \slave2|u_if|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|state.IDLE .is_wysiwyg = "true";
defparam \slave2|u_if|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y66_N28
cycloneive_lcell_comb \slave2|u_if|sready~0 (
// Equation(s):
// \slave2|u_if|sready~0_combout  = (\slave2|u_if|state.IDLE~q  & (\slave2|u_if|sready~q )) # (!\slave2|u_if|state.IDLE~q  & ((!\bus_inst|addr_decoder|mvalid[1]~2_combout )))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave2|u_if|sready~q ),
	.datad(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|sready~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|sready~0 .lut_mask = 16'hA0F5;
defparam \slave2|u_if|sready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y66_N29
dffeas \slave2|u_if|sready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|sready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rstn~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|sready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|sready .is_wysiwyg = "true";
defparam \slave2|u_if|sready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N6
cycloneive_lcell_comb \bus_inst|arbiter_inst|always0~5 (
// Equation(s):
// \bus_inst|arbiter_inst|always0~5_combout  = (\slave1|u_if|sready~q  & \slave2|u_if|sready~q )

	.dataa(gnd),
	.datab(\slave1|u_if|sready~q ),
	.datac(gnd),
	.datad(\slave2|u_if|sready~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|always0~5 .lut_mask = 16'hCC00;
defparam \bus_inst|arbiter_inst|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N4
cycloneive_lcell_comb \bus_inst|arbiter_inst|always0~6 (
// Equation(s):
// \bus_inst|arbiter_inst|always0~6_combout  = (\bus_inst|arbiter_inst|split_owner.SM1~q ) # ((\master1_inst|mbreq~q  & (\slave3|u_if|sready~q  & \bus_inst|arbiter_inst|always0~5_combout )))

	.dataa(\master1_inst|mbreq~q ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.datac(\slave3|u_if|sready~q ),
	.datad(\bus_inst|arbiter_inst|always0~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|always0~6 .lut_mask = 16'hECCC;
defparam \bus_inst|arbiter_inst|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N10
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~9 (
// Equation(s):
// \bus_inst|arbiter_inst|state~9_combout  = (((!\slave3|u_if|ssplit~q  & !\slave3|u_if|sready~q )) # (!\master2_inst|mbreq~q )) # (!\bus_inst|arbiter_inst|always0~5_combout )

	.dataa(\bus_inst|arbiter_inst|always0~5_combout ),
	.datab(\slave3|u_if|ssplit~q ),
	.datac(\slave3|u_if|sready~q ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~9 .lut_mask = 16'h57FF;
defparam \bus_inst|arbiter_inst|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N16
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~10 (
// Equation(s):
// \bus_inst|arbiter_inst|state~10_combout  = (!\bus_inst|arbiter_inst|split_owner.SM2~q  & (\bus_inst|arbiter_inst|split_owner~5_combout  & (!\bus_inst|arbiter_inst|always0~6_combout  & \bus_inst|arbiter_inst|state~9_combout )))

	.dataa(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datab(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.datac(\bus_inst|arbiter_inst|always0~6_combout ),
	.datad(\bus_inst|arbiter_inst|state~9_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~10 .lut_mask = 16'h0400;
defparam \bus_inst|arbiter_inst|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N22
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~11 (
// Equation(s):
// \bus_inst|arbiter_inst|state~11_combout  = (\master1_inst|mbreq~q  & (!\bus_inst|arbiter_inst|split_owner.SM2~q  & ((!\master2_inst|mbreq~q ) # (!\bus_inst|arbiter_inst|split_owner.SM1~q )))) # (!\master1_inst|mbreq~q  & (((!\master2_inst|mbreq~q )) # 
// (!\bus_inst|arbiter_inst|split_owner.SM1~q )))

	.dataa(\master1_inst|mbreq~q ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~11 .lut_mask = 16'h135F;
defparam \bus_inst|arbiter_inst|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N20
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~12 (
// Equation(s):
// \bus_inst|arbiter_inst|state~12_combout  = (\slave3|u_if|ssplit~q  & (\bus_inst|arbiter_inst|split_owner~5_combout  & ((\bus_inst|arbiter_inst|state~11_combout ) # (!\bus_inst|arbiter_inst|always0~5_combout ))))

	.dataa(\bus_inst|arbiter_inst|always0~5_combout ),
	.datab(\slave3|u_if|ssplit~q ),
	.datac(\bus_inst|arbiter_inst|state~11_combout ),
	.datad(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~12 .lut_mask = 16'hC400;
defparam \bus_inst|arbiter_inst|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N8
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~13 (
// Equation(s):
// \bus_inst|arbiter_inst|state~13_combout  = (!\bus_inst|arbiter_inst|state.M2~q  & (!\master1_inst|mbreq~q  & ((\slave3|u_if|ssplit~q ) # (!\bus_inst|arbiter_inst|split_owner.SM1~q ))))

	.dataa(\bus_inst|arbiter_inst|state.M2~q ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.datac(\master1_inst|mbreq~q ),
	.datad(\slave3|u_if|ssplit~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~13 .lut_mask = 16'h0501;
defparam \bus_inst|arbiter_inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N10
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~14 (
// Equation(s):
// \bus_inst|arbiter_inst|state~14_combout  = ((\bus_inst|arbiter_inst|state.M1~q  & ((\bus_inst|arbiter_inst|state~13_combout ) # (\bus_inst|arbiter_inst|always0~3_combout )))) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|arbiter_inst|state.M1~q ),
	.datac(\bus_inst|arbiter_inst|state~13_combout ),
	.datad(\bus_inst|arbiter_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~14 .lut_mask = 16'hDDD5;
defparam \bus_inst|arbiter_inst|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N0
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~8 (
// Equation(s):
// \bus_inst|arbiter_inst|state~8_combout  = (\bus_inst|arbiter_inst|state.M2~q  & ((\bus_inst|arbiter_inst|always0~3_combout ) # ((!\bus_inst|arbiter_inst|always0~4_combout  & !\master2_inst|mbreq~q ))))

	.dataa(\bus_inst|arbiter_inst|always0~3_combout ),
	.datab(\bus_inst|arbiter_inst|always0~4_combout ),
	.datac(\bus_inst|arbiter_inst|state.M2~q ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~8 .lut_mask = 16'hA0B0;
defparam \bus_inst|arbiter_inst|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N26
cycloneive_lcell_comb \bus_inst|arbiter_inst|state~15 (
// Equation(s):
// \bus_inst|arbiter_inst|state~15_combout  = (!\bus_inst|arbiter_inst|state~10_combout  & (!\bus_inst|arbiter_inst|state~12_combout  & (!\bus_inst|arbiter_inst|state~14_combout  & !\bus_inst|arbiter_inst|state~8_combout )))

	.dataa(\bus_inst|arbiter_inst|state~10_combout ),
	.datab(\bus_inst|arbiter_inst|state~12_combout ),
	.datac(\bus_inst|arbiter_inst|state~14_combout ),
	.datad(\bus_inst|arbiter_inst|state~8_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state~15 .lut_mask = 16'h0001;
defparam \bus_inst|arbiter_inst|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y66_N27
dffeas \bus_inst|arbiter_inst|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N12
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector1~0 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector1~0_combout  = (\slave3|u_if|ssplit~q  & (\slave2|u_if|sready~q  & (!\bus_inst|arbiter_inst|state.IDLE~q  & \slave1|u_if|sready~q )))

	.dataa(\slave3|u_if|ssplit~q ),
	.datab(\slave2|u_if|sready~q ),
	.datac(\bus_inst|arbiter_inst|state.IDLE~q ),
	.datad(\slave1|u_if|sready~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector1~0 .lut_mask = 16'h0800;
defparam \bus_inst|arbiter_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N22
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector1~3 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector1~3_combout  = (\bus_inst|arbiter_inst|Selector1~2_combout ) # ((\bus_inst|arbiter_inst|Selector1~0_combout  & (\bus_inst|arbiter_inst|split_owner.SM2~q  & \master1_inst|mbreq~q )))

	.dataa(\bus_inst|arbiter_inst|Selector1~0_combout ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datac(\master1_inst|mbreq~q ),
	.datad(\bus_inst|arbiter_inst|Selector1~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector1~3 .lut_mask = 16'hFF80;
defparam \bus_inst|arbiter_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N24
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector1~4 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector1~4_combout  = (\bus_inst|arbiter_inst|Selector1~3_combout ) # ((!\bus_inst|arbiter_inst|state.IDLE~q  & (\bus_inst|arbiter_inst|always0~6_combout  & !\slave3|u_if|ssplit~q )))

	.dataa(\bus_inst|arbiter_inst|state.IDLE~q ),
	.datab(\bus_inst|arbiter_inst|always0~6_combout ),
	.datac(\bus_inst|arbiter_inst|Selector1~3_combout ),
	.datad(\slave3|u_if|ssplit~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector1~4 .lut_mask = 16'hF0F4;
defparam \bus_inst|arbiter_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N25
dffeas \bus_inst|arbiter_inst|state.M1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state.M1 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|state.M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N28
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~5 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~5_combout  = (!\bus_inst|arbiter_inst|state.M2~q  & !\bus_inst|arbiter_inst|state.M1~q )

	.dataa(\bus_inst|arbiter_inst|state.M2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|arbiter_inst|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~5 .lut_mask = 16'h0055;
defparam \bus_inst|arbiter_inst|split_owner~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N6
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~8 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~8_combout  = ((\bus_inst|arbiter_inst|split_owner~7_combout ) # ((!\bus_inst|arbiter_inst|split_owner~5_combout  & \bus_inst|arbiter_inst|always0~3_combout ))) # (!\rstn~input_o )

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|arbiter_inst|split_owner~5_combout ),
	.datac(\bus_inst|arbiter_inst|split_owner~7_combout ),
	.datad(\bus_inst|arbiter_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~8 .lut_mask = 16'hF7F5;
defparam \bus_inst|arbiter_inst|split_owner~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N20
cycloneive_lcell_comb \bus_inst|arbiter_inst|split_owner~11 (
// Equation(s):
// \bus_inst|arbiter_inst|split_owner~11_combout  = (\bus_inst|arbiter_inst|split_owner~8_combout  & (\bus_inst|arbiter_inst|state.M2~q  & ((\bus_inst|arbiter_inst|split_owner~9_combout )))) # (!\bus_inst|arbiter_inst|split_owner~8_combout  & 
// ((\bus_inst|arbiter_inst|split_owner.SM2~q ) # ((\bus_inst|arbiter_inst|state.M2~q  & \bus_inst|arbiter_inst|split_owner~9_combout ))))

	.dataa(\bus_inst|arbiter_inst|split_owner~8_combout ),
	.datab(\bus_inst|arbiter_inst|state.M2~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datad(\bus_inst|arbiter_inst|split_owner~9_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|split_owner~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner~11 .lut_mask = 16'hDC50;
defparam \bus_inst|arbiter_inst|split_owner~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N21
dffeas \bus_inst|arbiter_inst|split_owner.SM2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|split_owner~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_owner.SM2 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|split_owner.SM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N28
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector2~1 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector2~1_combout  = (\master2_inst|mbreq~q  & (\slave2|u_if|sready~q  & (\slave3|u_if|sready~q  & \slave1|u_if|sready~q )))

	.dataa(\master2_inst|mbreq~q ),
	.datab(\slave2|u_if|sready~q ),
	.datac(\slave3|u_if|sready~q ),
	.datad(\slave1|u_if|sready~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector2~1 .lut_mask = 16'h8000;
defparam \bus_inst|arbiter_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N30
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector2~2 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector2~2_combout  = (!\bus_inst|arbiter_inst|always0~6_combout  & ((\bus_inst|arbiter_inst|split_owner.SM2~q ) # (\bus_inst|arbiter_inst|Selector2~1_combout )))

	.dataa(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|always0~6_combout ),
	.datad(\bus_inst|arbiter_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector2~2 .lut_mask = 16'h0F0A;
defparam \bus_inst|arbiter_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N2
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector2~0 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector2~0_combout  = (\bus_inst|arbiter_inst|Selector7~0_combout ) # ((\bus_inst|arbiter_inst|Selector1~0_combout  & (\bus_inst|arbiter_inst|split_owner.SM1~q  & \master2_inst|mbreq~q )))

	.dataa(\bus_inst|arbiter_inst|Selector1~0_combout ),
	.datab(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.datac(\bus_inst|arbiter_inst|Selector7~0_combout ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector2~0 .lut_mask = 16'hF8F0;
defparam \bus_inst|arbiter_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N14
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector2~3 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector2~3_combout  = (\bus_inst|arbiter_inst|Selector2~0_combout ) # ((\bus_inst|arbiter_inst|Selector2~2_combout  & (!\slave3|u_if|ssplit~q  & !\bus_inst|arbiter_inst|state.IDLE~q )))

	.dataa(\bus_inst|arbiter_inst|Selector2~2_combout ),
	.datab(\slave3|u_if|ssplit~q ),
	.datac(\bus_inst|arbiter_inst|state.IDLE~q ),
	.datad(\bus_inst|arbiter_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector2~3 .lut_mask = 16'hFF02;
defparam \bus_inst|arbiter_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y66_N15
dffeas \bus_inst|arbiter_inst|state.M2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|state.M2 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|state.M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N14
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector6~2 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector6~2_combout  = ((!\master1_inst|mbreq~q  & ((\bus_inst|arbiter_inst|split_owner.NONE~q ) # (!\slave3|u_if|ssplit~q )))) # (!\bus_inst|arbiter_inst|state.M1~q )

	.dataa(\slave3|u_if|ssplit~q ),
	.datab(\master1_inst|mbreq~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.NONE~q ),
	.datad(\bus_inst|arbiter_inst|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector6~2 .lut_mask = 16'h31FF;
defparam \bus_inst|arbiter_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y66_N18
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector6~0 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector6~0_combout  = (\bus_inst|arbiter_inst|split_grant~q  & (((!\slave3|u_if|ssplit~q  & \bus_inst|arbiter_inst|split_owner.SM2~q )) # (!\master2_inst|mbreq~q ))) # (!\bus_inst|arbiter_inst|split_grant~q  & 
// (!\slave3|u_if|ssplit~q  & (\bus_inst|arbiter_inst|split_owner.SM2~q )))

	.dataa(\bus_inst|arbiter_inst|split_grant~q ),
	.datab(\slave3|u_if|ssplit~q ),
	.datac(\bus_inst|arbiter_inst|split_owner.SM2~q ),
	.datad(\master2_inst|mbreq~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector6~0 .lut_mask = 16'h30BA;
defparam \bus_inst|arbiter_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N28
cycloneive_lcell_comb \bus_inst|arbiter_inst|msplit1~0 (
// Equation(s):
// \bus_inst|arbiter_inst|msplit1~0_combout  = (\bus_inst|arbiter_inst|state.M1~q  & (!\slave3|u_if|ssplit~q  & \bus_inst|arbiter_inst|split_owner.SM1~q ))

	.dataa(gnd),
	.datab(\bus_inst|arbiter_inst|state.M1~q ),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\bus_inst|arbiter_inst|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|msplit1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msplit1~0 .lut_mask = 16'h0C00;
defparam \bus_inst|arbiter_inst|msplit1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N12
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector6~1 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector6~1_combout  = (!\bus_inst|arbiter_inst|always0~3_combout  & ((\bus_inst|arbiter_inst|state.M2~q  & (\bus_inst|arbiter_inst|Selector6~0_combout )) # (!\bus_inst|arbiter_inst|state.M2~q  & 
// ((\bus_inst|arbiter_inst|msplit1~0_combout )))))

	.dataa(\bus_inst|arbiter_inst|state.M2~q ),
	.datab(\bus_inst|arbiter_inst|Selector6~0_combout ),
	.datac(\bus_inst|arbiter_inst|msplit1~0_combout ),
	.datad(\bus_inst|arbiter_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector6~1 .lut_mask = 16'h00D8;
defparam \bus_inst|arbiter_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y66_N30
cycloneive_lcell_comb \bus_inst|arbiter_inst|Selector6~3 (
// Equation(s):
// \bus_inst|arbiter_inst|Selector6~3_combout  = (\bus_inst|arbiter_inst|Selector6~1_combout ) # ((!\bus_inst|arbiter_inst|state.M2~q  & (\bus_inst|arbiter_inst|Selector6~2_combout  & \bus_inst|arbiter_inst|split_grant~q )))

	.dataa(\bus_inst|arbiter_inst|state.M2~q ),
	.datab(\bus_inst|arbiter_inst|Selector6~2_combout ),
	.datac(\bus_inst|arbiter_inst|split_grant~q ),
	.datad(\bus_inst|arbiter_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|Selector6~3 .lut_mask = 16'hFF40;
defparam \bus_inst|arbiter_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y66_N31
dffeas \bus_inst|arbiter_inst|split_grant (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|split_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|split_grant .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|split_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N30
cycloneive_lcell_comb \bus_inst|addr_decoder|state~12 (
// Equation(s):
// \bus_inst|addr_decoder|state~12_combout  = (\bus_inst|addr_decoder|state.S_CONNECT~q  & ((\bus_inst|addr_decoder|always1~1_combout ) # ((\bus_inst|addr_decoder|state.WAIT_TXN~q  & \bus_inst|addr_decoder|state~11_combout )))) # 
// (!\bus_inst|addr_decoder|state.S_CONNECT~q  & (\bus_inst|addr_decoder|state.WAIT_TXN~q  & ((\bus_inst|addr_decoder|state~11_combout ))))

	.dataa(\bus_inst|addr_decoder|state.S_CONNECT~q ),
	.datab(\bus_inst|addr_decoder|state.WAIT_TXN~q ),
	.datac(\bus_inst|addr_decoder|always1~1_combout ),
	.datad(\bus_inst|addr_decoder|state~11_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~12 .lut_mask = 16'hECA0;
defparam \bus_inst|addr_decoder|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y65_N4
cycloneive_lcell_comb \bus_inst|addr_decoder|state~13 (
// Equation(s):
// \bus_inst|addr_decoder|state~13_combout  = (\rstn~input_o  & (!\bus_inst|addr_decoder|state~12_combout  & ((\bus_inst|arbiter_inst|split_grant~q ) # (!\bus_inst|addr_decoder|Selector11~0_combout ))))

	.dataa(\bus_inst|arbiter_inst|split_grant~q ),
	.datab(\rstn~input_o ),
	.datac(\bus_inst|addr_decoder|state~12_combout ),
	.datad(\bus_inst|addr_decoder|Selector11~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|state~13 .lut_mask = 16'h080C;
defparam \bus_inst|addr_decoder|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y65_N5
dffeas \bus_inst|addr_decoder|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N20
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector5~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector5~0_combout  = (\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\bus_inst|addr_decoder|state.IDLE~q  & (\bus_inst|addr_decoder|slave_split_addr [1]))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|state.IDLE~q ),
	.datac(\bus_inst|addr_decoder|slave_split_addr [1]),
	.datad(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector5~0 .lut_mask = 16'hFC30;
defparam \bus_inst|addr_decoder|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N28
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_addr~3 (
// Equation(s):
// \bus_inst|addr_decoder|slave_addr~3_combout  = (\bus_inst|addr_decoder|Selector14~1_combout ) # ((\bus_inst|addr_decoder|counter [0] & (!\bus_inst|addr_decoder|counter [1] & \bus_inst|addr_decoder|slave_addr~0_combout )))

	.dataa(\bus_inst|addr_decoder|counter [0]),
	.datab(\bus_inst|addr_decoder|Selector14~1_combout ),
	.datac(\bus_inst|addr_decoder|counter [1]),
	.datad(\bus_inst|addr_decoder|slave_addr~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr~3 .lut_mask = 16'hCECC;
defparam \bus_inst|addr_decoder|slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N8
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector5~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector5~1_combout  = (\bus_inst|addr_decoder|slave_addr~3_combout  & (\bus_inst|addr_decoder|Selector5~0_combout )) # (!\bus_inst|addr_decoder|slave_addr~3_combout  & ((\bus_inst|addr_decoder|slave_addr [1])))

	.dataa(gnd),
	.datab(\bus_inst|addr_decoder|Selector5~0_combout ),
	.datac(\bus_inst|addr_decoder|slave_addr [1]),
	.datad(\bus_inst|addr_decoder|slave_addr~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector5~1 .lut_mask = 16'hCCF0;
defparam \bus_inst|addr_decoder|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N9
dffeas \bus_inst|addr_decoder|slave_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N10
cycloneive_lcell_comb \bus_inst|addr_decoder|mvalid[2]~3 (
// Equation(s):
// \bus_inst|addr_decoder|mvalid[2]~3_combout  = (!\bus_inst|addr_decoder|slave_addr [0] & (\bus_inst|addr_decoder|slave_addr [1] & (\bus_inst|addr_decoder|mvalid[2]~0_combout  & \bus_inst|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_addr [1]),
	.datac(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datad(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|mvalid[2]~3 .lut_mask = 16'h4000;
defparam \bus_inst|addr_decoder|mvalid[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N18
cycloneive_lcell_comb \slave3|u_if|state~17 (
// Equation(s):
// \slave3|u_if|state~17_combout  = (\slave3|u_if|state.WDATA_MEM~q ) # (((\slave3|u_if|state.RDATA_BUS~q  & \slave3|u_if|Equal2~1_combout )) # (!\rstn~input_o ))

	.dataa(\slave3|u_if|state.RDATA_BUS~q ),
	.datab(\slave3|u_if|state.WDATA_MEM~q ),
	.datac(\rstn~input_o ),
	.datad(\slave3|u_if|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|state~17 .lut_mask = 16'hEFCF;
defparam \slave3|u_if|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N10
cycloneive_lcell_comb \slave3|u_if|state~18 (
// Equation(s):
// \slave3|u_if|state~18_combout  = (!\slave3|u_if|state~17_combout  & ((\bus_inst|addr_decoder|mvalid[2]~3_combout ) # (\slave3|u_if|state.IDLE~q )))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~3_combout ),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|state~17_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|state~18 .lut_mask = 16'h00FA;
defparam \slave3|u_if|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y65_N11
dffeas \slave3|u_if|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|state.IDLE .is_wysiwyg = "true";
defparam \slave3|u_if|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N8
cycloneive_lcell_comb \slave3|u_if|Selector25~4 (
// Equation(s):
// \slave3|u_if|Selector25~4_combout  = (\slave3|u_if|Selector25~2_combout ) # ((\slave3|u_if|state.IDLE~q  & (!\slave3|u_if|state.RDATA~q  & \slave3|u_if|ssplit~q )))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|state.RDATA~q ),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\slave3|u_if|Selector25~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector25~4 .lut_mask = 16'hFF20;
defparam \slave3|u_if|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N9
dffeas \slave3|u_if|ssplit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|ssplit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|ssplit .is_wysiwyg = "true";
defparam \slave3|u_if|ssplit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N26
cycloneive_lcell_comb \bus_inst|arbiter_inst|always0~3 (
// Equation(s):
// \bus_inst|arbiter_inst|always0~3_combout  = (\slave3|u_if|ssplit~q  & !\bus_inst|arbiter_inst|split_owner.NONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|ssplit~q ),
	.datad(\bus_inst|arbiter_inst|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|always0~3 .lut_mask = 16'h00F0;
defparam \bus_inst|arbiter_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y66_N16
cycloneive_lcell_comb \bus_inst|arbiter_inst|msplit1~1 (
// Equation(s):
// \bus_inst|arbiter_inst|msplit1~1_combout  = (\bus_inst|arbiter_inst|always0~3_combout  & ((\bus_inst|arbiter_inst|state.M1~q ) # ((\bus_inst|arbiter_inst|msplit1~q  & !\bus_inst|arbiter_inst|msplit1~0_combout )))) # 
// (!\bus_inst|arbiter_inst|always0~3_combout  & (((\bus_inst|arbiter_inst|msplit1~q  & !\bus_inst|arbiter_inst|msplit1~0_combout ))))

	.dataa(\bus_inst|arbiter_inst|always0~3_combout ),
	.datab(\bus_inst|arbiter_inst|state.M1~q ),
	.datac(\bus_inst|arbiter_inst|msplit1~q ),
	.datad(\bus_inst|arbiter_inst|msplit1~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|arbiter_inst|msplit1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msplit1~1 .lut_mask = 16'h88F8;
defparam \bus_inst|arbiter_inst|msplit1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y66_N17
dffeas \bus_inst|arbiter_inst|msplit1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|arbiter_inst|msplit1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|arbiter_inst|msplit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|arbiter_inst|msplit1 .is_wysiwyg = "true";
defparam \bus_inst|arbiter_inst|msplit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N22
cycloneive_lcell_comb \master1_inst|Decoder0~1 (
// Equation(s):
// \master1_inst|Decoder0~1_combout  = (!\bus_inst|arbiter_inst|msplit1~q  & (\master1_inst|state.RDATA~q  & !\master1_inst|Equal2~0_combout ))

	.dataa(\bus_inst|arbiter_inst|msplit1~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(gnd),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~1 .lut_mask = 16'h0044;
defparam \master1_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N16
cycloneive_lcell_comb \master1_inst|Selector23~0 (
// Equation(s):
// \master1_inst|Selector23~0_combout  = (\master1_inst|state.ADDR~q  & (\master1_inst|counter [3] & \master1_inst|Equal0~4_combout ))

	.dataa(\master1_inst|state.ADDR~q ),
	.datab(gnd),
	.datac(\master1_inst|counter [3]),
	.datad(\master1_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector23~0 .lut_mask = 16'hA000;
defparam \master1_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N0
cycloneive_lcell_comb \master1_inst|Selector22~0 (
// Equation(s):
// \master1_inst|Selector22~0_combout  = (\master1_inst|state.SPLIT~q  & (!\bus_inst|arbiter_inst|msplit1~q  & \bus_inst|arbiter_inst|bgrant1~q ))

	.dataa(gnd),
	.datab(\master1_inst|state.SPLIT~q ),
	.datac(\bus_inst|arbiter_inst|msplit1~q ),
	.datad(\bus_inst|arbiter_inst|bgrant1~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector22~0 .lut_mask = 16'h0C00;
defparam \master1_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N30
cycloneive_lcell_comb \master1_inst|Selector22~1 (
// Equation(s):
// \master1_inst|Selector22~1_combout  = (\master1_inst|Decoder0~1_combout ) # ((\master1_inst|Selector22~0_combout ) # ((!\master1_inst|mode~q  & \master1_inst|Selector23~0_combout )))

	.dataa(\master1_inst|Decoder0~1_combout ),
	.datab(\master1_inst|mode~q ),
	.datac(\master1_inst|Selector23~0_combout ),
	.datad(\master1_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector22~1 .lut_mask = 16'hFFBA;
defparam \master1_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N31
dffeas \master1_inst|state.RDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.RDATA .is_wysiwyg = "true";
defparam \master1_inst|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N20
cycloneive_lcell_comb \master1_inst|Selector24~0 (
// Equation(s):
// \master1_inst|Selector24~0_combout  = (\master1_inst|state.SPLIT~q  & (((\bus_inst|arbiter_inst|msplit1~q ) # (!\bus_inst|arbiter_inst|bgrant1~q )))) # (!\master1_inst|state.SPLIT~q  & (\master1_inst|state.RDATA~q  & ((\bus_inst|arbiter_inst|msplit1~q 
// ))))

	.dataa(\master1_inst|state.RDATA~q ),
	.datab(\bus_inst|arbiter_inst|bgrant1~q ),
	.datac(\master1_inst|state.SPLIT~q ),
	.datad(\bus_inst|arbiter_inst|msplit1~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector24~0 .lut_mask = 16'hFA30;
defparam \master1_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N21
dffeas \master1_inst|state.SPLIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.SPLIT .is_wysiwyg = "true";
defparam \master1_inst|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N12
cycloneive_lcell_comb \master1_inst|counter[1]~25 (
// Equation(s):
// \master1_inst|counter[1]~25_combout  = (\rstn~input_o  & (\master1_inst|state.RDATA~q  & \bus_inst|arbiter_inst|msplit1~q ))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\master1_inst|state.RDATA~q ),
	.datad(\bus_inst|arbiter_inst|msplit1~q ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~25 .lut_mask = 16'hA000;
defparam \master1_inst|counter[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N6
cycloneive_lcell_comb \master1_inst|counter[1]~26 (
// Equation(s):
// \master1_inst|counter[1]~26_combout  = (\master1_inst|counter[1]~25_combout ) # ((\rstn~input_o  & ((\master1_inst|state.SPLIT~q ) # (\master1_inst|state.REQ~q ))))

	.dataa(\rstn~input_o ),
	.datab(\master1_inst|state.SPLIT~q ),
	.datac(\master1_inst|state.REQ~q ),
	.datad(\master1_inst|counter[1]~25_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~26 .lut_mask = 16'hFFA8;
defparam \master1_inst|counter[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N4
cycloneive_lcell_comb \master1_inst|counter[1]~28 (
// Equation(s):
// \master1_inst|counter[1]~28_combout  = (!\master1_inst|counter [2] & (\rstn~input_o  & \master1_inst|counter [3]))

	.dataa(gnd),
	.datab(\master1_inst|counter [2]),
	.datac(\rstn~input_o ),
	.datad(\master1_inst|counter [3]),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~28 .lut_mask = 16'h3000;
defparam \master1_inst|counter[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N0
cycloneive_lcell_comb \master1_inst|counter[1]~29 (
// Equation(s):
// \master1_inst|counter[1]~29_combout  = (\master1_inst|Equal0~2_combout  & (\master1_inst|state.WDATA~q  & (\master1_inst|Decoder0~0_combout  & \master1_inst|counter[1]~28_combout )))

	.dataa(\master1_inst|Equal0~2_combout ),
	.datab(\master1_inst|state.WDATA~q ),
	.datac(\master1_inst|Decoder0~0_combout ),
	.datad(\master1_inst|counter[1]~28_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~29 .lut_mask = 16'h8000;
defparam \master1_inst|counter[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N22
cycloneive_lcell_comb \master1_inst|counter[1]~23 (
// Equation(s):
// \master1_inst|counter[1]~23_combout  = (\master1_inst|counter [2] & (\master1_inst|state.SLAVE_ADDR~q  & !\master1_inst|counter [3]))

	.dataa(gnd),
	.datab(\master1_inst|counter [2]),
	.datac(\master1_inst|state.SLAVE_ADDR~q ),
	.datad(\master1_inst|counter [3]),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~23 .lut_mask = 16'h00C0;
defparam \master1_inst|counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N8
cycloneive_lcell_comb \master1_inst|counter[1]~24 (
// Equation(s):
// \master1_inst|counter[1]~24_combout  = (\master1_inst|Equal0~2_combout  & (\master1_inst|Decoder0~0_combout  & (\master1_inst|counter[1]~10_combout  & \master1_inst|counter[1]~23_combout )))

	.dataa(\master1_inst|Equal0~2_combout ),
	.datab(\master1_inst|Decoder0~0_combout ),
	.datac(\master1_inst|counter[1]~10_combout ),
	.datad(\master1_inst|counter[1]~23_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~24 .lut_mask = 16'h8000;
defparam \master1_inst|counter[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N10
cycloneive_lcell_comb \master1_inst|counter[1]~27 (
// Equation(s):
// \master1_inst|counter[1]~27_combout  = (\rstn~input_o  & (\master1_inst|state.RDATA~q  & (!\master1_inst|Equal2~0_combout  & !\bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\rstn~input_o ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|Equal2~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~27 .lut_mask = 16'h0008;
defparam \master1_inst|counter[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N2
cycloneive_lcell_comb \master1_inst|counter[1]~30 (
// Equation(s):
// \master1_inst|counter[1]~30_combout  = (!\master1_inst|counter[1]~26_combout  & (!\master1_inst|counter[1]~29_combout  & (!\master1_inst|counter[1]~24_combout  & !\master1_inst|counter[1]~27_combout )))

	.dataa(\master1_inst|counter[1]~26_combout ),
	.datab(\master1_inst|counter[1]~29_combout ),
	.datac(\master1_inst|counter[1]~24_combout ),
	.datad(\master1_inst|counter[1]~27_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~30 .lut_mask = 16'h0001;
defparam \master1_inst|counter[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N25
dffeas \master1_inst|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[4] .is_wysiwyg = "true";
defparam \master1_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N26
cycloneive_lcell_comb \master1_inst|counter[5]~31 (
// Equation(s):
// \master1_inst|counter[5]~31_combout  = (\master1_inst|counter [5] & (!\master1_inst|counter[4]~20 )) # (!\master1_inst|counter [5] & ((\master1_inst|counter[4]~20 ) # (GND)))
// \master1_inst|counter[5]~32  = CARRY((!\master1_inst|counter[4]~20 ) # (!\master1_inst|counter [5]))

	.dataa(\master1_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[4]~20 ),
	.combout(\master1_inst|counter[5]~31_combout ),
	.cout(\master1_inst|counter[5]~32 ));
// synopsys translate_off
defparam \master1_inst|counter[5]~31 .lut_mask = 16'h5A5F;
defparam \master1_inst|counter[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y70_N27
dffeas \master1_inst|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[5] .is_wysiwyg = "true";
defparam \master1_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N28
cycloneive_lcell_comb \master1_inst|counter[6]~33 (
// Equation(s):
// \master1_inst|counter[6]~33_combout  = (\master1_inst|counter [6] & (\master1_inst|counter[5]~32  $ (GND))) # (!\master1_inst|counter [6] & (!\master1_inst|counter[5]~32  & VCC))
// \master1_inst|counter[6]~34  = CARRY((\master1_inst|counter [6] & !\master1_inst|counter[5]~32 ))

	.dataa(gnd),
	.datab(\master1_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[5]~32 ),
	.combout(\master1_inst|counter[6]~33_combout ),
	.cout(\master1_inst|counter[6]~34 ));
// synopsys translate_off
defparam \master1_inst|counter[6]~33 .lut_mask = 16'hC30C;
defparam \master1_inst|counter[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y70_N29
dffeas \master1_inst|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[6] .is_wysiwyg = "true";
defparam \master1_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N30
cycloneive_lcell_comb \master1_inst|counter[7]~35 (
// Equation(s):
// \master1_inst|counter[7]~35_combout  = \master1_inst|counter [7] $ (\master1_inst|counter[6]~34 )

	.dataa(\master1_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master1_inst|counter[6]~34 ),
	.combout(\master1_inst|counter[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[7]~35 .lut_mask = 16'h5A5A;
defparam \master1_inst|counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y70_N31
dffeas \master1_inst|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[7] .is_wysiwyg = "true";
defparam \master1_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N4
cycloneive_lcell_comb \master1_inst|Decoder0~0 (
// Equation(s):
// \master1_inst|Decoder0~0_combout  = (!\master1_inst|counter [7] & (!\master1_inst|counter [6] & (!\master1_inst|counter [5] & !\master1_inst|counter [4])))

	.dataa(\master1_inst|counter [7]),
	.datab(\master1_inst|counter [6]),
	.datac(\master1_inst|counter [5]),
	.datad(\master1_inst|counter [4]),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~0 .lut_mask = 16'h0001;
defparam \master1_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N14
cycloneive_lcell_comb \master1_inst|Equal0~4 (
// Equation(s):
// \master1_inst|Equal0~4_combout  = (!\master1_inst|counter [1] & (!\master1_inst|counter [0] & (\master1_inst|counter [2] & \master1_inst|Decoder0~0_combout )))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Equal0~4 .lut_mask = 16'h1000;
defparam \master1_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N26
cycloneive_lcell_comb \master1_inst|counter[1]~21 (
// Equation(s):
// \master1_inst|counter[1]~21_combout  = (\master1_inst|state.READ_HOLD~q  & (((!\master1_inst|counter [3])))) # (!\master1_inst|state.READ_HOLD~q  & ((\master1_inst|counter [3] & (\master1_inst|state.ADDR~q )) # (!\master1_inst|counter [3] & 
// ((\master1_inst|state.SLAVE_ADDR~q )))))

	.dataa(\master1_inst|state.ADDR~q ),
	.datab(\master1_inst|state.READ_HOLD~q ),
	.datac(\master1_inst|counter [3]),
	.datad(\master1_inst|state.SLAVE_ADDR~q ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~21 .lut_mask = 16'h2F2C;
defparam \master1_inst|counter[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N18
cycloneive_lcell_comb \master1_inst|counter[1]~37 (
// Equation(s):
// \master1_inst|counter[1]~37_combout  = (\master1_inst|state.IDLE~q  & (\rstn~input_o  & ((!\master1_inst|Equal2~0_combout ) # (!\master1_inst|state.RDATA~q ))))

	.dataa(\master1_inst|state.RDATA~q ),
	.datab(\master1_inst|state.IDLE~q ),
	.datac(\rstn~input_o ),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~37 .lut_mask = 16'h40C0;
defparam \master1_inst|counter[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N14
cycloneive_lcell_comb \master1_inst|counter[1]~22 (
// Equation(s):
// \master1_inst|counter[1]~22_combout  = ((\master1_inst|Equal0~4_combout  & \master1_inst|counter[1]~21_combout )) # (!\master1_inst|counter[1]~37_combout )

	.dataa(\master1_inst|Equal0~4_combout ),
	.datab(gnd),
	.datac(\master1_inst|counter[1]~21_combout ),
	.datad(\master1_inst|counter[1]~37_combout ),
	.cin(gnd),
	.combout(\master1_inst|counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|counter[1]~22 .lut_mask = 16'hA0FF;
defparam \master1_inst|counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N17
dffeas \master1_inst|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[0] .is_wysiwyg = "true";
defparam \master1_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N18
cycloneive_lcell_comb \master1_inst|counter[1]~13 (
// Equation(s):
// \master1_inst|counter[1]~13_combout  = (\master1_inst|counter [1] & (!\master1_inst|counter[0]~12 )) # (!\master1_inst|counter [1] & ((\master1_inst|counter[0]~12 ) # (GND)))
// \master1_inst|counter[1]~14  = CARRY((!\master1_inst|counter[0]~12 ) # (!\master1_inst|counter [1]))

	.dataa(gnd),
	.datab(\master1_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[0]~12 ),
	.combout(\master1_inst|counter[1]~13_combout ),
	.cout(\master1_inst|counter[1]~14 ));
// synopsys translate_off
defparam \master1_inst|counter[1]~13 .lut_mask = 16'h3C3F;
defparam \master1_inst|counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y70_N19
dffeas \master1_inst|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[1] .is_wysiwyg = "true";
defparam \master1_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N20
cycloneive_lcell_comb \master1_inst|counter[2]~15 (
// Equation(s):
// \master1_inst|counter[2]~15_combout  = (\master1_inst|counter [2] & (\master1_inst|counter[1]~14  $ (GND))) # (!\master1_inst|counter [2] & (!\master1_inst|counter[1]~14  & VCC))
// \master1_inst|counter[2]~16  = CARRY((\master1_inst|counter [2] & !\master1_inst|counter[1]~14 ))

	.dataa(gnd),
	.datab(\master1_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_inst|counter[1]~14 ),
	.combout(\master1_inst|counter[2]~15_combout ),
	.cout(\master1_inst|counter[2]~16 ));
// synopsys translate_off
defparam \master1_inst|counter[2]~15 .lut_mask = 16'hC30C;
defparam \master1_inst|counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y70_N21
dffeas \master1_inst|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[2] .is_wysiwyg = "true";
defparam \master1_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y70_N23
dffeas \master1_inst|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\master1_inst|counter[1]~22_combout ),
	.sload(gnd),
	.ena(\master1_inst|counter[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|counter[3] .is_wysiwyg = "true";
defparam \master1_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N12
cycloneive_lcell_comb \master1_inst|Equal2~0 (
// Equation(s):
// \master1_inst|Equal2~0_combout  = (\master1_inst|counter [3] & (!\master1_inst|counter [2] & (\master1_inst|Decoder0~0_combout  & \master1_inst|Equal0~2_combout )))

	.dataa(\master1_inst|counter [3]),
	.datab(\master1_inst|counter [2]),
	.datac(\master1_inst|Decoder0~0_combout ),
	.datad(\master1_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Equal2~0 .lut_mask = 16'h2000;
defparam \master1_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N0
cycloneive_lcell_comb \master1_inst|Selector23~1 (
// Equation(s):
// \master1_inst|Selector23~1_combout  = (\master1_inst|Equal2~0_combout  & (\master1_inst|mode~q  & ((\master1_inst|Selector23~0_combout )))) # (!\master1_inst|Equal2~0_combout  & ((\master1_inst|state.WDATA~q ) # ((\master1_inst|mode~q  & 
// \master1_inst|Selector23~0_combout ))))

	.dataa(\master1_inst|Equal2~0_combout ),
	.datab(\master1_inst|mode~q ),
	.datac(\master1_inst|state.WDATA~q ),
	.datad(\master1_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector23~1 .lut_mask = 16'hDC50;
defparam \master1_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y68_N1
dffeas \master1_inst|state.WDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|state.WDATA .is_wysiwyg = "true";
defparam \master1_inst|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y68_N30
cycloneive_lcell_comb \master1_inst|Selector27~5 (
// Equation(s):
// \master1_inst|Selector27~5_combout  = (\master1_inst|bwdata~q  & ((\master1_inst|Selector23~0_combout ) # ((\master1_inst|state.WDATA~q  & \master1_inst|Equal2~0_combout ))))

	.dataa(\master1_inst|state.WDATA~q ),
	.datab(\master1_inst|bwdata~q ),
	.datac(\master1_inst|Equal2~0_combout ),
	.datad(\master1_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~5 .lut_mask = 16'hCC80;
defparam \master1_inst|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \m_write_data_sw[3]~input (
	.i(m_write_data_sw[3]),
	.ibar(gnd),
	.o(\m_write_data_sw[3]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[3]~input .bus_hold = "false";
defparam \m_write_data_sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N6
cycloneive_lcell_comb \m1_wdata~3 (
// Equation(s):
// \m1_wdata~3_combout  = (\rstn~input_o  & \m_write_data_sw[3]~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\m_write_data_sw[3]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~3 .lut_mask = 16'hCC00;
defparam \m1_wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N7
dffeas \m1_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[3] .is_wysiwyg = "true";
defparam \m1_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N12
cycloneive_lcell_comb \master1_inst|wdata~4 (
// Equation(s):
// \master1_inst|wdata~4_combout  = (m1_wdata[3] & (\m1_wvalid~q  & \rstn~input_o ))

	.dataa(m1_wdata[3]),
	.datab(\m1_wvalid~q ),
	.datac(gnd),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~4 .lut_mask = 16'h8800;
defparam \master1_inst|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N13
dffeas \master1_inst|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[3] .is_wysiwyg = "true";
defparam \master1_inst|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \m_write_data_sw[1]~input (
	.i(m_write_data_sw[1]),
	.ibar(gnd),
	.o(\m_write_data_sw[1]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[1]~input .bus_hold = "false";
defparam \m_write_data_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N22
cycloneive_lcell_comb \m1_wdata~0 (
// Equation(s):
// \m1_wdata~0_combout  = (\rstn~input_o  & \m_write_data_sw[1]~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\m_write_data_sw[1]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~0 .lut_mask = 16'hCC00;
defparam \m1_wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N23
dffeas \m1_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[1] .is_wysiwyg = "true";
defparam \m1_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N4
cycloneive_lcell_comb \master1_inst|wdata~1 (
// Equation(s):
// \master1_inst|wdata~1_combout  = (\m1_wvalid~q  & (m1_wdata[1] & \rstn~input_o ))

	.dataa(gnd),
	.datab(\m1_wvalid~q ),
	.datac(m1_wdata[1]),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~1 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N5
dffeas \master1_inst|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[1] .is_wysiwyg = "true";
defparam \master1_inst|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \m_write_data_sw[2]~input (
	.i(m_write_data_sw[2]),
	.ibar(gnd),
	.o(\m_write_data_sw[2]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[2]~input .bus_hold = "false";
defparam \m_write_data_sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N28
cycloneive_lcell_comb \m1_wdata~1 (
// Equation(s):
// \m1_wdata~1_combout  = (\rstn~input_o  & \m_write_data_sw[2]~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\m_write_data_sw[2]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~1 .lut_mask = 16'hCC00;
defparam \m1_wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N29
dffeas \m1_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[2] .is_wysiwyg = "true";
defparam \m1_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N10
cycloneive_lcell_comb \master1_inst|wdata~2 (
// Equation(s):
// \master1_inst|wdata~2_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_wdata[2]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m1_wvalid~q ),
	.datad(m1_wdata[2]),
	.cin(gnd),
	.combout(\master1_inst|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~2 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N11
dffeas \master1_inst|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[2] .is_wysiwyg = "true";
defparam \master1_inst|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \m_write_data_sw[0]~input (
	.i(m_write_data_sw[0]),
	.ibar(gnd),
	.o(\m_write_data_sw[0]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[0]~input .bus_hold = "false";
defparam \m_write_data_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N18
cycloneive_lcell_comb \m1_wdata~2 (
// Equation(s):
// \m1_wdata~2_combout  = (\m_write_data_sw[0]~input_o  & \rstn~input_o )

	.dataa(\m_write_data_sw[0]~input_o ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~2 .lut_mask = 16'hA0A0;
defparam \m1_wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N19
dffeas \m1_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[0] .is_wysiwyg = "true";
defparam \m1_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N16
cycloneive_lcell_comb \master1_inst|wdata~3 (
// Equation(s):
// \master1_inst|wdata~3_combout  = (m1_wdata[0] & (\rstn~input_o  & \m1_wvalid~q ))

	.dataa(m1_wdata[0]),
	.datab(\rstn~input_o ),
	.datac(gnd),
	.datad(\m1_wvalid~q ),
	.cin(gnd),
	.combout(\master1_inst|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~3 .lut_mask = 16'h8800;
defparam \master1_inst|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N17
dffeas \master1_inst|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[0] .is_wysiwyg = "true";
defparam \master1_inst|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N18
cycloneive_lcell_comb \master1_inst|Mux2~0 (
// Equation(s):
// \master1_inst|Mux2~0_combout  = (\master1_inst|counter [0] & (((\master1_inst|counter [1])))) # (!\master1_inst|counter [0] & ((\master1_inst|counter [1] & (\master1_inst|wdata [2])) # (!\master1_inst|counter [1] & ((\master1_inst|wdata [0])))))

	.dataa(\master1_inst|wdata [2]),
	.datab(\master1_inst|wdata [0]),
	.datac(\master1_inst|counter [0]),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux2~0 .lut_mask = 16'hFA0C;
defparam \master1_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N14
cycloneive_lcell_comb \master1_inst|Mux2~1 (
// Equation(s):
// \master1_inst|Mux2~1_combout  = (\master1_inst|counter [0] & ((\master1_inst|Mux2~0_combout  & (\master1_inst|wdata [3])) # (!\master1_inst|Mux2~0_combout  & ((\master1_inst|wdata [1]))))) # (!\master1_inst|counter [0] & (((\master1_inst|Mux2~0_combout 
// ))))

	.dataa(\master1_inst|wdata [3]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|wdata [1]),
	.datad(\master1_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux2~1 .lut_mask = 16'hBBC0;
defparam \master1_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N4
cycloneive_lcell_comb \master1_inst|Selector27~6 (
// Equation(s):
// \master1_inst|Selector27~6_combout  = (!\master1_inst|counter [2] & (\master1_inst|state.WDATA~q  & (\master1_inst|Mux2~1_combout  & !\master1_inst|Equal2~0_combout )))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|state.WDATA~q ),
	.datac(\master1_inst|Mux2~1_combout ),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~6 .lut_mask = 16'h0040;
defparam \master1_inst|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \slave_mem_addr_sw[2]~input (
	.i(slave_mem_addr_sw[2]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[2]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[2]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N30
cycloneive_lcell_comb \m1_addr~1 (
// Equation(s):
// \m1_addr~1_combout  = (\rstn~input_o  & \slave_mem_addr_sw[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\slave_mem_addr_sw[2]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~1 .lut_mask = 16'hF000;
defparam \m1_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N31
dffeas \m1_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[2] .is_wysiwyg = "true";
defparam \m1_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N20
cycloneive_lcell_comb \master1_inst|addr~0 (
// Equation(s):
// \master1_inst|addr~0_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[2]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[2]),
	.cin(gnd),
	.combout(\master1_inst|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~0 .lut_mask = 16'hA000;
defparam \master1_inst|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N21
dffeas \master1_inst|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[2] .is_wysiwyg = "true";
defparam \master1_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \slave_mem_addr_sw[3]~input (
	.i(slave_mem_addr_sw[3]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[3]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[3]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N24
cycloneive_lcell_comb \m1_addr~4 (
// Equation(s):
// \m1_addr~4_combout  = (\rstn~input_o  & \slave_mem_addr_sw[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\slave_mem_addr_sw[3]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~4 .lut_mask = 16'hF000;
defparam \m1_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N25
dffeas \m1_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[3] .is_wysiwyg = "true";
defparam \m1_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N14
cycloneive_lcell_comb \master1_inst|addr~3 (
// Equation(s):
// \master1_inst|addr~3_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[3]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[3]),
	.cin(gnd),
	.combout(\master1_inst|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~3 .lut_mask = 16'hA000;
defparam \master1_inst|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N15
dffeas \master1_inst|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[3] .is_wysiwyg = "true";
defparam \master1_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \slave_mem_addr_sw[1]~input (
	.i(slave_mem_addr_sw[1]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[1]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[1]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N16
cycloneive_lcell_comb \m1_addr~2 (
// Equation(s):
// \m1_addr~2_combout  = (\rstn~input_o  & \slave_mem_addr_sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\slave_mem_addr_sw[1]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~2 .lut_mask = 16'hF000;
defparam \m1_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N17
dffeas \m1_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[1] .is_wysiwyg = "true";
defparam \m1_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N10
cycloneive_lcell_comb \master1_inst|addr~1 (
// Equation(s):
// \master1_inst|addr~1_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[1]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[1]),
	.cin(gnd),
	.combout(\master1_inst|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~1 .lut_mask = 16'hA000;
defparam \master1_inst|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N11
dffeas \master1_inst|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[1] .is_wysiwyg = "true";
defparam \master1_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \slave_mem_addr_sw[0]~input (
	.i(slave_mem_addr_sw[0]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[0]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[0]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N22
cycloneive_lcell_comb \m1_addr~3 (
// Equation(s):
// \m1_addr~3_combout  = (\rstn~input_o  & \slave_mem_addr_sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\slave_mem_addr_sw[0]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~3 .lut_mask = 16'hF000;
defparam \m1_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N23
dffeas \m1_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[0] .is_wysiwyg = "true";
defparam \m1_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N22
cycloneive_lcell_comb \master1_inst|addr~2 (
// Equation(s):
// \master1_inst|addr~2_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[0]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[0]),
	.cin(gnd),
	.combout(\master1_inst|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~2 .lut_mask = 16'hA000;
defparam \master1_inst|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N25
dffeas \master1_inst|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master1_inst|addr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[0] .is_wysiwyg = "true";
defparam \master1_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N24
cycloneive_lcell_comb \master1_inst|Mux1~0 (
// Equation(s):
// \master1_inst|Mux1~0_combout  = (\master1_inst|counter [0] & ((\master1_inst|addr [1]) # ((\master1_inst|counter [1])))) # (!\master1_inst|counter [0] & (((\master1_inst|addr [0] & !\master1_inst|counter [1]))))

	.dataa(\master1_inst|counter [0]),
	.datab(\master1_inst|addr [1]),
	.datac(\master1_inst|addr [0]),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux1~0 .lut_mask = 16'hAAD8;
defparam \master1_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N16
cycloneive_lcell_comb \master1_inst|Mux1~1 (
// Equation(s):
// \master1_inst|Mux1~1_combout  = (\master1_inst|counter [1] & ((\master1_inst|Mux1~0_combout  & ((\master1_inst|addr [3]))) # (!\master1_inst|Mux1~0_combout  & (\master1_inst|addr [2])))) # (!\master1_inst|counter [1] & (((\master1_inst|Mux1~0_combout ))))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|addr [2]),
	.datac(\master1_inst|addr [3]),
	.datad(\master1_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux1~1 .lut_mask = 16'hF588;
defparam \master1_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \device_addr_sw[1]~input (
	.i(device_addr_sw[1]),
	.ibar(gnd),
	.o(\device_addr_sw[1]~input_o ));
// synopsys translate_off
defparam \device_addr_sw[1]~input .bus_hold = "false";
defparam \device_addr_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N0
cycloneive_lcell_comb \m1_addr~5 (
// Equation(s):
// \m1_addr~5_combout  = (\rstn~input_o  & \device_addr_sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\device_addr_sw[1]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~5 .lut_mask = 16'hF000;
defparam \m1_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N1
dffeas \m1_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[13] .is_wysiwyg = "true";
defparam \m1_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N26
cycloneive_lcell_comb \master1_inst|addr~4 (
// Equation(s):
// \master1_inst|addr~4_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[13]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[13]),
	.cin(gnd),
	.combout(\master1_inst|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~4 .lut_mask = 16'hA000;
defparam \master1_inst|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N27
dffeas \master1_inst|addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[13] .is_wysiwyg = "true";
defparam \master1_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \device_addr_sw[0]~input (
	.i(device_addr_sw[0]),
	.ibar(gnd),
	.o(\device_addr_sw[0]~input_o ));
// synopsys translate_off
defparam \device_addr_sw[0]~input .bus_hold = "false";
defparam \device_addr_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N6
cycloneive_lcell_comb \m1_addr~6 (
// Equation(s):
// \m1_addr~6_combout  = (\rstn~input_o  & \device_addr_sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\device_addr_sw[0]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~6 .lut_mask = 16'hF000;
defparam \m1_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N7
dffeas \m1_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[12] .is_wysiwyg = "true";
defparam \m1_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N8
cycloneive_lcell_comb \master1_inst|addr~5 (
// Equation(s):
// \master1_inst|addr~5_combout  = (\rstn~input_o  & (\m1_wvalid~q  & m1_addr[12]))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(\m1_wvalid~q ),
	.datad(m1_addr[12]),
	.cin(gnd),
	.combout(\master1_inst|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~5 .lut_mask = 16'hA000;
defparam \master1_inst|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N9
dffeas \master1_inst|addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[12] .is_wysiwyg = "true";
defparam \master1_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N30
cycloneive_lcell_comb \master1_inst|Mux1~2 (
// Equation(s):
// \master1_inst|Mux1~2_combout  = (!\master1_inst|counter [1] & ((\master1_inst|counter [0] & (\master1_inst|addr [13])) # (!\master1_inst|counter [0] & ((\master1_inst|addr [12])))))

	.dataa(\master1_inst|addr [13]),
	.datab(\master1_inst|addr [12]),
	.datac(\master1_inst|counter [0]),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux1~2 .lut_mask = 16'h00AC;
defparam \master1_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \slave_mem_addr_sw[5]~input (
	.i(slave_mem_addr_sw[5]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[5]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[5]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N14
cycloneive_lcell_comb \m1_addr~7 (
// Equation(s):
// \m1_addr~7_combout  = (\rstn~input_o  & \slave_mem_addr_sw[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\slave_mem_addr_sw[5]~input_o ),
	.cin(gnd),
	.combout(\m1_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~7 .lut_mask = 16'hF000;
defparam \m1_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N15
dffeas \m1_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[5] .is_wysiwyg = "true";
defparam \m1_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N12
cycloneive_lcell_comb \master1_inst|addr~6 (
// Equation(s):
// \master1_inst|addr~6_combout  = (\rstn~input_o  & (m1_addr[5] & \m1_wvalid~q ))

	.dataa(\rstn~input_o ),
	.datab(m1_addr[5]),
	.datac(\m1_wvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_inst|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~6 .lut_mask = 16'h8080;
defparam \master1_inst|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N13
dffeas \master1_inst|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[5] .is_wysiwyg = "true";
defparam \master1_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \slave_mem_addr_sw[4]~input (
	.i(slave_mem_addr_sw[4]),
	.ibar(gnd),
	.o(\slave_mem_addr_sw[4]~input_o ));
// synopsys translate_off
defparam \slave_mem_addr_sw[4]~input .bus_hold = "false";
defparam \slave_mem_addr_sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N12
cycloneive_lcell_comb \m1_addr~8 (
// Equation(s):
// \m1_addr~8_combout  = (\slave_mem_addr_sw[4]~input_o  & \rstn~input_o )

	.dataa(gnd),
	.datab(\slave_mem_addr_sw[4]~input_o ),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \m1_addr~8 .lut_mask = 16'hC0C0;
defparam \m1_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N13
dffeas \m1_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_addr[4] .is_wysiwyg = "true";
defparam \m1_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N18
cycloneive_lcell_comb \master1_inst|addr~7 (
// Equation(s):
// \master1_inst|addr~7_combout  = (\rstn~input_o  & (m1_addr[4] & \m1_wvalid~q ))

	.dataa(\rstn~input_o ),
	.datab(m1_addr[4]),
	.datac(\m1_wvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_inst|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|addr~7 .lut_mask = 16'h8080;
defparam \master1_inst|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N19
dffeas \master1_inst|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|addr[4] .is_wysiwyg = "true";
defparam \master1_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N4
cycloneive_lcell_comb \master1_inst|Mux1~3 (
// Equation(s):
// \master1_inst|Mux1~3_combout  = (!\master1_inst|counter [1] & ((\master1_inst|counter [0] & (\master1_inst|addr [5])) # (!\master1_inst|counter [0] & ((\master1_inst|addr [4])))))

	.dataa(\master1_inst|addr [5]),
	.datab(\master1_inst|addr [4]),
	.datac(\master1_inst|counter [0]),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux1~3 .lut_mask = 16'h00AC;
defparam \master1_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N6
cycloneive_lcell_comb \master1_inst|Selector27~2 (
// Equation(s):
// \master1_inst|Selector27~2_combout  = (\master1_inst|counter [2] & ((\master1_inst|counter [3] & (\master1_inst|Mux1~2_combout )) # (!\master1_inst|counter [3] & ((\master1_inst|Mux1~3_combout )))))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|Mux1~2_combout ),
	.datad(\master1_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~2 .lut_mask = 16'hA280;
defparam \master1_inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N8
cycloneive_lcell_comb \master1_inst|Selector27~3 (
// Equation(s):
// \master1_inst|Selector27~3_combout  = (\master1_inst|Selector27~2_combout ) # ((!\master1_inst|counter [2] & (!\master1_inst|counter [3] & \master1_inst|Mux1~1_combout )))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|Mux1~1_combout ),
	.datad(\master1_inst|Selector27~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~3 .lut_mask = 16'hFF10;
defparam \master1_inst|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N16
cycloneive_lcell_comb \master1_inst|Selector27~0 (
// Equation(s):
// \master1_inst|Selector27~0_combout  = (\master1_inst|counter [2] & (!\master1_inst|counter [3] & \master1_inst|Mux1~1_combout ))

	.dataa(\master1_inst|counter [2]),
	.datab(gnd),
	.datac(\master1_inst|counter [3]),
	.datad(\master1_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~0 .lut_mask = 16'h0A00;
defparam \master1_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N10
cycloneive_lcell_comb \master1_inst|Selector27~1 (
// Equation(s):
// \master1_inst|Selector27~1_combout  = (\master1_inst|state.SLAVE_ADDR~q  & ((\master1_inst|Equal0~3_combout  & (\master1_inst|bwdata~q )) # (!\master1_inst|Equal0~3_combout  & ((\master1_inst|Selector27~0_combout )))))

	.dataa(\master1_inst|state.SLAVE_ADDR~q ),
	.datab(\master1_inst|Equal0~3_combout ),
	.datac(\master1_inst|bwdata~q ),
	.datad(\master1_inst|Selector27~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~1 .lut_mask = 16'hA280;
defparam \master1_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N22
cycloneive_lcell_comb \master1_inst|Selector27~4 (
// Equation(s):
// \master1_inst|Selector27~4_combout  = (\master1_inst|Selector27~1_combout ) # ((\master1_inst|Selector26~3_combout  & \master1_inst|Selector27~3_combout ))

	.dataa(gnd),
	.datab(\master1_inst|Selector26~3_combout ),
	.datac(\master1_inst|Selector27~3_combout ),
	.datad(\master1_inst|Selector27~1_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~4 .lut_mask = 16'hFFC0;
defparam \master1_inst|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N26
cycloneive_lcell_comb \master1_inst|Selector27~9 (
// Equation(s):
// \master1_inst|Selector27~9_combout  = (\master1_inst|counter [2] & ((\master1_inst|counter [3] & (\master1_inst|Mux1~2_combout )) # (!\master1_inst|counter [3] & ((\master1_inst|Mux1~3_combout ))))) # (!\master1_inst|counter [2] & ((\master1_inst|counter 
// [3] & ((\master1_inst|Mux1~3_combout ))) # (!\master1_inst|counter [3] & (\master1_inst|Mux1~2_combout ))))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|counter [3]),
	.datac(\master1_inst|Mux1~2_combout ),
	.datad(\master1_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~9 .lut_mask = 16'hF690;
defparam \master1_inst|Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N30
cycloneive_lcell_comb \master1_inst|Selector27~7 (
// Equation(s):
// \master1_inst|Selector27~7_combout  = (!\master1_inst|state.SLAVE_ADDR~q  & (!\master1_inst|state.ADDR~q  & (!\master1_inst|state.WDATA~q  & \master1_inst|bwdata~q )))

	.dataa(\master1_inst|state.SLAVE_ADDR~q ),
	.datab(\master1_inst|state.ADDR~q ),
	.datac(\master1_inst|state.WDATA~q ),
	.datad(\master1_inst|bwdata~q ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~7 .lut_mask = 16'h0100;
defparam \master1_inst|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \m_write_data_sw[6]~input (
	.i(m_write_data_sw[6]),
	.ibar(gnd),
	.o(\m_write_data_sw[6]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[6]~input .bus_hold = "false";
defparam \m_write_data_sw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N20
cycloneive_lcell_comb \m1_wdata~4 (
// Equation(s):
// \m1_wdata~4_combout  = (\rstn~input_o  & \m_write_data_sw[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\m_write_data_sw[6]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~4 .lut_mask = 16'hF000;
defparam \m1_wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N21
dffeas \m1_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[6] .is_wysiwyg = "true";
defparam \m1_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N0
cycloneive_lcell_comb \master1_inst|wdata~5 (
// Equation(s):
// \master1_inst|wdata~5_combout  = (\m1_wvalid~q  & (m1_wdata[6] & \rstn~input_o ))

	.dataa(gnd),
	.datab(\m1_wvalid~q ),
	.datac(m1_wdata[6]),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~5 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N1
dffeas \master1_inst|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[6] .is_wysiwyg = "true";
defparam \master1_inst|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \m_write_data_sw[7]~input (
	.i(m_write_data_sw[7]),
	.ibar(gnd),
	.o(\m_write_data_sw[7]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[7]~input .bus_hold = "false";
defparam \m_write_data_sw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N10
cycloneive_lcell_comb \m1_wdata~7 (
// Equation(s):
// \m1_wdata~7_combout  = (\rstn~input_o  & \m_write_data_sw[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\m_write_data_sw[7]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~7 .lut_mask = 16'hF000;
defparam \m1_wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N11
dffeas \m1_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[7] .is_wysiwyg = "true";
defparam \m1_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N8
cycloneive_lcell_comb \master1_inst|wdata~8 (
// Equation(s):
// \master1_inst|wdata~8_combout  = (\m1_wvalid~q  & (m1_wdata[7] & \rstn~input_o ))

	.dataa(gnd),
	.datab(\m1_wvalid~q ),
	.datac(m1_wdata[7]),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~8 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N9
dffeas \master1_inst|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[7] .is_wysiwyg = "true";
defparam \master1_inst|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \m_write_data_sw[5]~input (
	.i(m_write_data_sw[5]),
	.ibar(gnd),
	.o(\m_write_data_sw[5]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[5]~input .bus_hold = "false";
defparam \m_write_data_sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N30
cycloneive_lcell_comb \m1_wdata~5 (
// Equation(s):
// \m1_wdata~5_combout  = (\rstn~input_o  & \m_write_data_sw[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\m_write_data_sw[5]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~5 .lut_mask = 16'hF000;
defparam \m1_wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N31
dffeas \m1_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[5] .is_wysiwyg = "true";
defparam \m1_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N30
cycloneive_lcell_comb \master1_inst|wdata~6 (
// Equation(s):
// \master1_inst|wdata~6_combout  = (\m1_wvalid~q  & (m1_wdata[5] & \rstn~input_o ))

	.dataa(gnd),
	.datab(\m1_wvalid~q ),
	.datac(m1_wdata[5]),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~6 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N31
dffeas \master1_inst|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[5] .is_wysiwyg = "true";
defparam \master1_inst|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \m_write_data_sw[4]~input (
	.i(m_write_data_sw[4]),
	.ibar(gnd),
	.o(\m_write_data_sw[4]~input_o ));
// synopsys translate_off
defparam \m_write_data_sw[4]~input .bus_hold = "false";
defparam \m_write_data_sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N12
cycloneive_lcell_comb \m1_wdata~6 (
// Equation(s):
// \m1_wdata~6_combout  = (\rstn~input_o  & \m_write_data_sw[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\m_write_data_sw[4]~input_o ),
	.cin(gnd),
	.combout(\m1_wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \m1_wdata~6 .lut_mask = 16'hF000;
defparam \m1_wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N13
dffeas \m1_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m1_wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_wdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_wdata[4] .is_wysiwyg = "true";
defparam \m1_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N24
cycloneive_lcell_comb \master1_inst|wdata~7 (
// Equation(s):
// \master1_inst|wdata~7_combout  = (\m1_wvalid~q  & (m1_wdata[4] & \rstn~input_o ))

	.dataa(gnd),
	.datab(\m1_wvalid~q ),
	.datac(m1_wdata[4]),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\master1_inst|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|wdata~7 .lut_mask = 16'hC000;
defparam \master1_inst|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y71_N25
dffeas \master1_inst|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_inst|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|wdata[4] .is_wysiwyg = "true";
defparam \master1_inst|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N2
cycloneive_lcell_comb \master1_inst|Mux2~2 (
// Equation(s):
// \master1_inst|Mux2~2_combout  = (\master1_inst|counter [0] & ((\master1_inst|wdata [5]) # ((\master1_inst|counter [1])))) # (!\master1_inst|counter [0] & (((\master1_inst|wdata [4] & !\master1_inst|counter [1]))))

	.dataa(\master1_inst|wdata [5]),
	.datab(\master1_inst|wdata [4]),
	.datac(\master1_inst|counter [0]),
	.datad(\master1_inst|counter [1]),
	.cin(gnd),
	.combout(\master1_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux2~2 .lut_mask = 16'hF0AC;
defparam \master1_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y71_N26
cycloneive_lcell_comb \master1_inst|Mux2~3 (
// Equation(s):
// \master1_inst|Mux2~3_combout  = (\master1_inst|counter [1] & ((\master1_inst|Mux2~2_combout  & ((\master1_inst|wdata [7]))) # (!\master1_inst|Mux2~2_combout  & (\master1_inst|wdata [6])))) # (!\master1_inst|counter [1] & (((\master1_inst|Mux2~2_combout 
// ))))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|wdata [6]),
	.datac(\master1_inst|wdata [7]),
	.datad(\master1_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Mux2~3 .lut_mask = 16'hF588;
defparam \master1_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N0
cycloneive_lcell_comb \master1_inst|Selector27~8 (
// Equation(s):
// \master1_inst|Selector27~8_combout  = (\master1_inst|Selector27~7_combout ) # ((\master1_inst|counter [2] & (\master1_inst|state.WDATA~q  & \master1_inst|Mux2~3_combout )))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|state.WDATA~q ),
	.datac(\master1_inst|Selector27~7_combout ),
	.datad(\master1_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~8 .lut_mask = 16'hF8F0;
defparam \master1_inst|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N20
cycloneive_lcell_comb \master1_inst|Selector27~10 (
// Equation(s):
// \master1_inst|Selector27~10_combout  = (\master1_inst|Selector27~8_combout ) # ((!\master1_inst|counter [2] & (\master1_inst|state.SLAVE_ADDR~q  & \master1_inst|Selector27~9_combout )))

	.dataa(\master1_inst|counter [2]),
	.datab(\master1_inst|state.SLAVE_ADDR~q ),
	.datac(\master1_inst|Selector27~9_combout ),
	.datad(\master1_inst|Selector27~8_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~10_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~10 .lut_mask = 16'hFF40;
defparam \master1_inst|Selector27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N24
cycloneive_lcell_comb \master1_inst|Selector27~11 (
// Equation(s):
// \master1_inst|Selector27~11_combout  = (\master1_inst|Selector27~5_combout ) # ((\master1_inst|Selector27~6_combout ) # ((\master1_inst|Selector27~4_combout ) # (\master1_inst|Selector27~10_combout )))

	.dataa(\master1_inst|Selector27~5_combout ),
	.datab(\master1_inst|Selector27~6_combout ),
	.datac(\master1_inst|Selector27~4_combout ),
	.datad(\master1_inst|Selector27~10_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector27~11_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector27~11 .lut_mask = 16'hFFFE;
defparam \master1_inst|Selector27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N25
dffeas \master1_inst|bwdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector27~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|bwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|bwdata .is_wysiwyg = "true";
defparam \master1_inst|bwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \master2_inst|Selector27~5 (
// Equation(s):
// \master2_inst|Selector27~5_combout  = (\master2_inst|bwdata~q  & ((\master2_inst|Selector23~0_combout ) # ((\master2_inst|state.WDATA~q  & \master2_inst|Equal2~0_combout ))))

	.dataa(\master2_inst|state.WDATA~q ),
	.datab(\master2_inst|Selector23~0_combout ),
	.datac(\master2_inst|bwdata~q ),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~5 .lut_mask = 16'hE0C0;
defparam \master2_inst|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N26
cycloneive_lcell_comb \m2_wdata[1]~feeder (
// Equation(s):
// \m2_wdata[1]~feeder_combout  = \m1_wdata~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~0_combout ),
	.cin(gnd),
	.combout(\m2_wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N27
dffeas \m2_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[1] .is_wysiwyg = "true";
defparam \m2_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N28
cycloneive_lcell_comb \master2_inst|wdata~1 (
// Equation(s):
// \master2_inst|wdata~1_combout  = (m2_wdata[1] & (\rstn~input_o  & \m2_wvalid~q ))

	.dataa(m2_wdata[1]),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_inst|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~1 .lut_mask = 16'h8080;
defparam \master2_inst|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N29
dffeas \master2_inst|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[1] .is_wysiwyg = "true";
defparam \master2_inst|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N10
cycloneive_lcell_comb \m2_wdata[3]~feeder (
// Equation(s):
// \m2_wdata[3]~feeder_combout  = \m1_wdata~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~3_combout ),
	.cin(gnd),
	.combout(\m2_wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N11
dffeas \m2_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[3] .is_wysiwyg = "true";
defparam \m2_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N8
cycloneive_lcell_comb \master2_inst|wdata~4 (
// Equation(s):
// \master2_inst|wdata~4_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_wdata[3]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_wdata[3]),
	.cin(gnd),
	.combout(\master2_inst|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~4 .lut_mask = 16'hC000;
defparam \master2_inst|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N9
dffeas \master2_inst|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[3] .is_wysiwyg = "true";
defparam \master2_inst|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N4
cycloneive_lcell_comb \m2_wdata[0]~feeder (
// Equation(s):
// \m2_wdata[0]~feeder_combout  = \m1_wdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~2_combout ),
	.cin(gnd),
	.combout(\m2_wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N5
dffeas \m2_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[0] .is_wysiwyg = "true";
defparam \m2_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N4
cycloneive_lcell_comb \master2_inst|wdata~3 (
// Equation(s):
// \master2_inst|wdata~3_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_wdata[0]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_wdata[0]),
	.cin(gnd),
	.combout(\master2_inst|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~3 .lut_mask = 16'hC000;
defparam \master2_inst|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N5
dffeas \master2_inst|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[0] .is_wysiwyg = "true";
defparam \master2_inst|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N20
cycloneive_lcell_comb \m2_wdata[2]~feeder (
// Equation(s):
// \m2_wdata[2]~feeder_combout  = \m1_wdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~1_combout ),
	.cin(gnd),
	.combout(\m2_wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N21
dffeas \m2_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[2] .is_wysiwyg = "true";
defparam \m2_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N22
cycloneive_lcell_comb \master2_inst|wdata~2 (
// Equation(s):
// \master2_inst|wdata~2_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_wdata[2]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_wdata[2]),
	.cin(gnd),
	.combout(\master2_inst|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~2 .lut_mask = 16'hC000;
defparam \master2_inst|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N23
dffeas \master2_inst|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[2] .is_wysiwyg = "true";
defparam \master2_inst|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N6
cycloneive_lcell_comb \master2_inst|Mux2~0 (
// Equation(s):
// \master2_inst|Mux2~0_combout  = (\master2_inst|counter [0] & (((\master2_inst|counter [1])))) # (!\master2_inst|counter [0] & ((\master2_inst|counter [1] & ((\master2_inst|wdata [2]))) # (!\master2_inst|counter [1] & (\master2_inst|wdata [0]))))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|wdata [0]),
	.datac(\master2_inst|wdata [2]),
	.datad(\master2_inst|counter [1]),
	.cin(gnd),
	.combout(\master2_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux2~0 .lut_mask = 16'hFA44;
defparam \master2_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N2
cycloneive_lcell_comb \master2_inst|Mux2~1 (
// Equation(s):
// \master2_inst|Mux2~1_combout  = (\master2_inst|counter [0] & ((\master2_inst|Mux2~0_combout  & ((\master2_inst|wdata [3]))) # (!\master2_inst|Mux2~0_combout  & (\master2_inst|wdata [1])))) # (!\master2_inst|counter [0] & (((\master2_inst|Mux2~0_combout 
// ))))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|wdata [1]),
	.datac(\master2_inst|wdata [3]),
	.datad(\master2_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux2~1 .lut_mask = 16'hF588;
defparam \master2_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \master2_inst|Selector27~6 (
// Equation(s):
// \master2_inst|Selector27~6_combout  = (\master2_inst|state.WDATA~q  & (\master2_inst|Mux2~1_combout  & (!\master2_inst|counter [2] & !\master2_inst|Equal2~0_combout )))

	.dataa(\master2_inst|state.WDATA~q ),
	.datab(\master2_inst|Mux2~1_combout ),
	.datac(\master2_inst|counter [2]),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~6 .lut_mask = 16'h0008;
defparam \master2_inst|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N19
dffeas \m2_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_addr~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[4] .is_wysiwyg = "true";
defparam \m2_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N8
cycloneive_lcell_comb \master2_inst|addr~7 (
// Equation(s):
// \master2_inst|addr~7_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_addr[4]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_addr[4]),
	.cin(gnd),
	.combout(\master2_inst|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~7 .lut_mask = 16'hC000;
defparam \master2_inst|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N9
dffeas \master2_inst|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[4] .is_wysiwyg = "true";
defparam \master2_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y69_N25
dffeas \m2_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_addr~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[5] .is_wysiwyg = "true";
defparam \m2_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N18
cycloneive_lcell_comb \master2_inst|addr~6 (
// Equation(s):
// \master2_inst|addr~6_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_addr[5]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_addr[5]),
	.cin(gnd),
	.combout(\master2_inst|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~6 .lut_mask = 16'hC000;
defparam \master2_inst|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N19
dffeas \master2_inst|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[5] .is_wysiwyg = "true";
defparam \master2_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N2
cycloneive_lcell_comb \master2_inst|Mux1~3 (
// Equation(s):
// \master2_inst|Mux1~3_combout  = (!\master2_inst|counter [1] & ((\master2_inst|counter [0] & ((\master2_inst|addr [5]))) # (!\master2_inst|counter [0] & (\master2_inst|addr [4]))))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|addr [4]),
	.datad(\master2_inst|addr [5]),
	.cin(gnd),
	.combout(\master2_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux1~3 .lut_mask = 16'h3210;
defparam \master2_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N13
dffeas \m2_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_addr~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[12] .is_wysiwyg = "true";
defparam \m2_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N16
cycloneive_lcell_comb \master2_inst|addr~5 (
// Equation(s):
// \master2_inst|addr~5_combout  = (\rstn~input_o  & (\m2_wvalid~q  & m2_addr[12]))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(m2_addr[12]),
	.cin(gnd),
	.combout(\master2_inst|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~5 .lut_mask = 16'hC000;
defparam \master2_inst|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N17
dffeas \master2_inst|addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[12] .is_wysiwyg = "true";
defparam \master2_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N30
cycloneive_lcell_comb \m2_addr[13]~feeder (
// Equation(s):
// \m2_addr[13]~feeder_combout  = \m1_addr~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_addr~5_combout ),
	.cin(gnd),
	.combout(\m2_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \m2_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N31
dffeas \m2_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[13] .is_wysiwyg = "true";
defparam \m2_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N14
cycloneive_lcell_comb \master2_inst|addr~4 (
// Equation(s):
// \master2_inst|addr~4_combout  = (m2_addr[13] & (\rstn~input_o  & \m2_wvalid~q ))

	.dataa(m2_addr[13]),
	.datab(\rstn~input_o ),
	.datac(\m2_wvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_inst|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~4 .lut_mask = 16'h8080;
defparam \master2_inst|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y71_N15
dffeas \master2_inst|addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[13] .is_wysiwyg = "true";
defparam \master2_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y71_N18
cycloneive_lcell_comb \master2_inst|Mux1~2 (
// Equation(s):
// \master2_inst|Mux1~2_combout  = (!\master2_inst|counter [1] & ((\master2_inst|counter [0] & ((\master2_inst|addr [13]))) # (!\master2_inst|counter [0] & (\master2_inst|addr [12]))))

	.dataa(\master2_inst|counter [1]),
	.datab(\master2_inst|addr [12]),
	.datac(\master2_inst|addr [13]),
	.datad(\master2_inst|counter [0]),
	.cin(gnd),
	.combout(\master2_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux1~2 .lut_mask = 16'h5044;
defparam \master2_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N24
cycloneive_lcell_comb \master2_inst|Selector27~9 (
// Equation(s):
// \master2_inst|Selector27~9_combout  = (\master2_inst|counter [2] & ((\master2_inst|counter [3] & ((\master2_inst|Mux1~2_combout ))) # (!\master2_inst|counter [3] & (\master2_inst|Mux1~3_combout )))) # (!\master2_inst|counter [2] & ((\master2_inst|counter 
// [3] & (\master2_inst|Mux1~3_combout )) # (!\master2_inst|counter [3] & ((\master2_inst|Mux1~2_combout )))))

	.dataa(\master2_inst|counter [2]),
	.datab(\master2_inst|Mux1~3_combout ),
	.datac(\master2_inst|counter [3]),
	.datad(\master2_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~9 .lut_mask = 16'hED48;
defparam \master2_inst|Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \master2_inst|Selector27~7 (
// Equation(s):
// \master2_inst|Selector27~7_combout  = (\master2_inst|bwdata~q  & (!\master2_inst|state.ADDR~q  & (!\master2_inst|state.SLAVE_ADDR~q  & !\master2_inst|state.WDATA~q )))

	.dataa(\master2_inst|bwdata~q ),
	.datab(\master2_inst|state.ADDR~q ),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~7 .lut_mask = 16'h0002;
defparam \master2_inst|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N14
cycloneive_lcell_comb \m2_wdata[6]~feeder (
// Equation(s):
// \m2_wdata[6]~feeder_combout  = \m1_wdata~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~4_combout ),
	.cin(gnd),
	.combout(\m2_wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N15
dffeas \m2_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[6] .is_wysiwyg = "true";
defparam \m2_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N10
cycloneive_lcell_comb \master2_inst|wdata~5 (
// Equation(s):
// \master2_inst|wdata~5_combout  = (\m2_wvalid~q  & (\rstn~input_o  & m2_wdata[6]))

	.dataa(\m2_wvalid~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(m2_wdata[6]),
	.cin(gnd),
	.combout(\master2_inst|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~5 .lut_mask = 16'hA000;
defparam \master2_inst|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N11
dffeas \master2_inst|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[6] .is_wysiwyg = "true";
defparam \master2_inst|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N8
cycloneive_lcell_comb \m2_wdata[7]~feeder (
// Equation(s):
// \m2_wdata[7]~feeder_combout  = \m1_wdata~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~7_combout ),
	.cin(gnd),
	.combout(\m2_wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N9
dffeas \m2_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[7] .is_wysiwyg = "true";
defparam \m2_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N14
cycloneive_lcell_comb \master2_inst|wdata~8 (
// Equation(s):
// \master2_inst|wdata~8_combout  = (\m2_wvalid~q  & (m2_wdata[7] & \rstn~input_o ))

	.dataa(\m2_wvalid~q ),
	.datab(m2_wdata[7]),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_inst|wdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~8 .lut_mask = 16'h8080;
defparam \master2_inst|wdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N15
dffeas \master2_inst|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[7] .is_wysiwyg = "true";
defparam \master2_inst|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y71_N29
dffeas \m2_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_wdata~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[5] .is_wysiwyg = "true";
defparam \m2_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N0
cycloneive_lcell_comb \master2_inst|wdata~6 (
// Equation(s):
// \master2_inst|wdata~6_combout  = (\m2_wvalid~q  & (\rstn~input_o  & m2_wdata[5]))

	.dataa(\m2_wvalid~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(m2_wdata[5]),
	.cin(gnd),
	.combout(\master2_inst|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~6 .lut_mask = 16'hA000;
defparam \master2_inst|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N1
dffeas \master2_inst|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[5] .is_wysiwyg = "true";
defparam \master2_inst|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N22
cycloneive_lcell_comb \m2_wdata[4]~feeder (
// Equation(s):
// \m2_wdata[4]~feeder_combout  = \m1_wdata~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_wdata~6_combout ),
	.cin(gnd),
	.combout(\m2_wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \m2_wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y71_N23
dffeas \m2_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_wdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_wdata[4] .is_wysiwyg = "true";
defparam \m2_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N30
cycloneive_lcell_comb \master2_inst|wdata~7 (
// Equation(s):
// \master2_inst|wdata~7_combout  = (\m2_wvalid~q  & (\rstn~input_o  & m2_wdata[4]))

	.dataa(\m2_wvalid~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(m2_wdata[4]),
	.cin(gnd),
	.combout(\master2_inst|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|wdata~7 .lut_mask = 16'hA000;
defparam \master2_inst|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N31
dffeas \master2_inst|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|wdata[4] .is_wysiwyg = "true";
defparam \master2_inst|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N20
cycloneive_lcell_comb \master2_inst|Mux2~2 (
// Equation(s):
// \master2_inst|Mux2~2_combout  = (\master2_inst|counter [1] & (((\master2_inst|counter [0])))) # (!\master2_inst|counter [1] & ((\master2_inst|counter [0] & (\master2_inst|wdata [5])) # (!\master2_inst|counter [0] & ((\master2_inst|wdata [4])))))

	.dataa(\master2_inst|counter [1]),
	.datab(\master2_inst|wdata [5]),
	.datac(\master2_inst|wdata [4]),
	.datad(\master2_inst|counter [0]),
	.cin(gnd),
	.combout(\master2_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux2~2 .lut_mask = 16'hEE50;
defparam \master2_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N4
cycloneive_lcell_comb \master2_inst|Mux2~3 (
// Equation(s):
// \master2_inst|Mux2~3_combout  = (\master2_inst|counter [1] & ((\master2_inst|Mux2~2_combout  & ((\master2_inst|wdata [7]))) # (!\master2_inst|Mux2~2_combout  & (\master2_inst|wdata [6])))) # (!\master2_inst|counter [1] & (((\master2_inst|Mux2~2_combout 
// ))))

	.dataa(\master2_inst|wdata [6]),
	.datab(\master2_inst|wdata [7]),
	.datac(\master2_inst|counter [1]),
	.datad(\master2_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux2~3 .lut_mask = 16'hCFA0;
defparam \master2_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N10
cycloneive_lcell_comb \master2_inst|Selector27~8 (
// Equation(s):
// \master2_inst|Selector27~8_combout  = (\master2_inst|Selector27~7_combout ) # ((\master2_inst|counter [2] & (\master2_inst|state.WDATA~q  & \master2_inst|Mux2~3_combout )))

	.dataa(\master2_inst|counter [2]),
	.datab(\master2_inst|state.WDATA~q ),
	.datac(\master2_inst|Selector27~7_combout ),
	.datad(\master2_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~8 .lut_mask = 16'hF8F0;
defparam \master2_inst|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N26
cycloneive_lcell_comb \master2_inst|Selector27~10 (
// Equation(s):
// \master2_inst|Selector27~10_combout  = (\master2_inst|Selector27~8_combout ) # ((!\master2_inst|counter [2] & (\master2_inst|Selector27~9_combout  & \master2_inst|state.SLAVE_ADDR~q )))

	.dataa(\master2_inst|counter [2]),
	.datab(\master2_inst|Selector27~9_combout ),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|Selector27~8_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~10_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~10 .lut_mask = 16'hFF40;
defparam \master2_inst|Selector27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N20
cycloneive_lcell_comb \m2_addr[3]~feeder (
// Equation(s):
// \m2_addr[3]~feeder_combout  = \m1_addr~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_addr~4_combout ),
	.cin(gnd),
	.combout(\m2_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \m2_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N21
dffeas \m2_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[3] .is_wysiwyg = "true";
defparam \m2_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N26
cycloneive_lcell_comb \master2_inst|addr~3 (
// Equation(s):
// \master2_inst|addr~3_combout  = (m2_addr[3] & (\rstn~input_o  & \m2_wvalid~q ))

	.dataa(m2_addr[3]),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\m2_wvalid~q ),
	.cin(gnd),
	.combout(\master2_inst|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~3 .lut_mask = 16'hA000;
defparam \master2_inst|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N27
dffeas \master2_inst|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[3] .is_wysiwyg = "true";
defparam \master2_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y69_N7
dffeas \m2_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_addr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[2] .is_wysiwyg = "true";
defparam \m2_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N8
cycloneive_lcell_comb \master2_inst|addr~0 (
// Equation(s):
// \master2_inst|addr~0_combout  = (\m2_wvalid~q  & (\rstn~input_o  & m2_addr[2]))

	.dataa(\m2_wvalid~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(m2_addr[2]),
	.cin(gnd),
	.combout(\master2_inst|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~0 .lut_mask = 16'hA000;
defparam \master2_inst|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N9
dffeas \master2_inst|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[2] .is_wysiwyg = "true";
defparam \master2_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N16
cycloneive_lcell_comb \m2_addr[1]~feeder (
// Equation(s):
// \m2_addr[1]~feeder_combout  = \m1_addr~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1_addr~2_combout ),
	.cin(gnd),
	.combout(\m2_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \m2_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N17
dffeas \m2_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m2_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[1] .is_wysiwyg = "true";
defparam \m2_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N2
cycloneive_lcell_comb \master2_inst|addr~1 (
// Equation(s):
// \master2_inst|addr~1_combout  = (\m2_wvalid~q  & (\rstn~input_o  & m2_addr[1]))

	.dataa(\m2_wvalid~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(m2_addr[1]),
	.cin(gnd),
	.combout(\master2_inst|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~1 .lut_mask = 16'hA000;
defparam \master2_inst|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N3
dffeas \master2_inst|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[1] .is_wysiwyg = "true";
defparam \master2_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y69_N23
dffeas \m2_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_addr~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_addr[0] .is_wysiwyg = "true";
defparam \m2_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N22
cycloneive_lcell_comb \master2_inst|addr~2 (
// Equation(s):
// \master2_inst|addr~2_combout  = (\rstn~input_o  & (m2_addr[0] & \m2_wvalid~q ))

	.dataa(\rstn~input_o ),
	.datab(gnd),
	.datac(m2_addr[0]),
	.datad(\m2_wvalid~q ),
	.cin(gnd),
	.combout(\master2_inst|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|addr~2 .lut_mask = 16'hA000;
defparam \master2_inst|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N13
dffeas \master2_inst|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_inst|addr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_inst|wdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|addr[0] .is_wysiwyg = "true";
defparam \master2_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N12
cycloneive_lcell_comb \master2_inst|Mux1~0 (
// Equation(s):
// \master2_inst|Mux1~0_combout  = (\master2_inst|counter [1] & (((\master2_inst|counter [0])))) # (!\master2_inst|counter [1] & ((\master2_inst|counter [0] & (\master2_inst|addr [1])) # (!\master2_inst|counter [0] & ((\master2_inst|addr [0])))))

	.dataa(\master2_inst|counter [1]),
	.datab(\master2_inst|addr [1]),
	.datac(\master2_inst|addr [0]),
	.datad(\master2_inst|counter [0]),
	.cin(gnd),
	.combout(\master2_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux1~0 .lut_mask = 16'hEE50;
defparam \master2_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N28
cycloneive_lcell_comb \master2_inst|Mux1~1 (
// Equation(s):
// \master2_inst|Mux1~1_combout  = (\master2_inst|counter [1] & ((\master2_inst|Mux1~0_combout  & (\master2_inst|addr [3])) # (!\master2_inst|Mux1~0_combout  & ((\master2_inst|addr [2]))))) # (!\master2_inst|counter [1] & (((\master2_inst|Mux1~0_combout ))))

	.dataa(\master2_inst|addr [3]),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|addr [2]),
	.datad(\master2_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Mux1~1 .lut_mask = 16'hBBC0;
defparam \master2_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \master2_inst|Selector27~3 (
// Equation(s):
// \master2_inst|Selector27~3_combout  = (!\master2_inst|counter [3] & (!\master2_inst|counter [2] & \master2_inst|Mux1~1_combout ))

	.dataa(\master2_inst|counter [3]),
	.datab(gnd),
	.datac(\master2_inst|counter [2]),
	.datad(\master2_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~3 .lut_mask = 16'h0500;
defparam \master2_inst|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N4
cycloneive_lcell_comb \master2_inst|Selector27~2 (
// Equation(s):
// \master2_inst|Selector27~2_combout  = (\master2_inst|counter [2] & ((\master2_inst|counter [3] & ((\master2_inst|Mux1~2_combout ))) # (!\master2_inst|counter [3] & (\master2_inst|Mux1~3_combout ))))

	.dataa(\master2_inst|counter [2]),
	.datab(\master2_inst|Mux1~3_combout ),
	.datac(\master2_inst|counter [3]),
	.datad(\master2_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~2 .lut_mask = 16'hA808;
defparam \master2_inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \master2_inst|Selector27~0 (
// Equation(s):
// \master2_inst|Selector27~0_combout  = (\master2_inst|counter [2] & (!\master2_inst|counter [3] & \master2_inst|Mux1~1_combout ))

	.dataa(\master2_inst|counter [2]),
	.datab(gnd),
	.datac(\master2_inst|counter [3]),
	.datad(\master2_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~0 .lut_mask = 16'h0A00;
defparam \master2_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \master2_inst|Selector27~1 (
// Equation(s):
// \master2_inst|Selector27~1_combout  = (\master2_inst|state.SLAVE_ADDR~q  & ((\master2_inst|Equal0~3_combout  & (\master2_inst|bwdata~q )) # (!\master2_inst|Equal0~3_combout  & ((\master2_inst|Selector27~0_combout )))))

	.dataa(\master2_inst|bwdata~q ),
	.datab(\master2_inst|Equal0~3_combout ),
	.datac(\master2_inst|state.SLAVE_ADDR~q ),
	.datad(\master2_inst|Selector27~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~1 .lut_mask = 16'hB080;
defparam \master2_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \master2_inst|Selector27~4 (
// Equation(s):
// \master2_inst|Selector27~4_combout  = (\master2_inst|Selector27~1_combout ) # ((\master2_inst|Selector26~3_combout  & ((\master2_inst|Selector27~3_combout ) # (\master2_inst|Selector27~2_combout ))))

	.dataa(\master2_inst|Selector27~3_combout ),
	.datab(\master2_inst|Selector26~3_combout ),
	.datac(\master2_inst|Selector27~2_combout ),
	.datad(\master2_inst|Selector27~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~4 .lut_mask = 16'hFFC8;
defparam \master2_inst|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \master2_inst|Selector27~11 (
// Equation(s):
// \master2_inst|Selector27~11_combout  = (\master2_inst|Selector27~5_combout ) # ((\master2_inst|Selector27~6_combout ) # ((\master2_inst|Selector27~10_combout ) # (\master2_inst|Selector27~4_combout )))

	.dataa(\master2_inst|Selector27~5_combout ),
	.datab(\master2_inst|Selector27~6_combout ),
	.datac(\master2_inst|Selector27~10_combout ),
	.datad(\master2_inst|Selector27~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector27~11_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector27~11 .lut_mask = 16'hFFFE;
defparam \master2_inst|Selector27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N31
dffeas \master2_inst|bwdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector27~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|bwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|bwdata .is_wysiwyg = "true";
defparam \master2_inst|bwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N24
cycloneive_lcell_comb \bus_inst|wdata_mux|dout[0]~0 (
// Equation(s):
// \bus_inst|wdata_mux|dout[0]~0_combout  = (\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|bwdata~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|bwdata~q ))

	.dataa(gnd),
	.datab(\master1_inst|bwdata~q ),
	.datac(\master2_inst|bwdata~q ),
	.datad(\bus_inst|arbiter_inst|msel~q ),
	.cin(gnd),
	.combout(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|wdata_mux|dout[0]~0 .lut_mask = 16'hF0CC;
defparam \bus_inst|wdata_mux|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N6
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector6~0 (
// Equation(s):
// \bus_inst|addr_decoder|Selector6~0_combout  = (\bus_inst|addr_decoder|state.IDLE~q  & (\bus_inst|addr_decoder|slave_addr [0])) # (!\bus_inst|addr_decoder|state.IDLE~q  & ((\bus_inst|arbiter_inst|split_grant~q  & ((\bus_inst|addr_decoder|slave_split_addr 
// [0]))) # (!\bus_inst|arbiter_inst|split_grant~q  & (\bus_inst|addr_decoder|slave_addr [0]))))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|state.IDLE~q ),
	.datac(\bus_inst|arbiter_inst|split_grant~q ),
	.datad(\bus_inst|addr_decoder|slave_split_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector6~0 .lut_mask = 16'hBA8A;
defparam \bus_inst|addr_decoder|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N16
cycloneive_lcell_comb \bus_inst|addr_decoder|slave_addr~4 (
// Equation(s):
// \bus_inst|addr_decoder|slave_addr~4_combout  = (\bus_inst|addr_decoder|Selector12~0_combout ) # ((!\bus_inst|addr_decoder|counter [1] & (!\bus_inst|addr_decoder|counter [0] & \bus_inst|addr_decoder|slave_addr~0_combout )))

	.dataa(\bus_inst|addr_decoder|counter [1]),
	.datab(\bus_inst|addr_decoder|Selector12~0_combout ),
	.datac(\bus_inst|addr_decoder|counter [0]),
	.datad(\bus_inst|addr_decoder|slave_addr~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr~4 .lut_mask = 16'hCDCC;
defparam \bus_inst|addr_decoder|slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N6
cycloneive_lcell_comb \bus_inst|addr_decoder|Selector6~1 (
// Equation(s):
// \bus_inst|addr_decoder|Selector6~1_combout  = (\bus_inst|addr_decoder|slave_addr~4_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\bus_inst|addr_decoder|slave_addr~4_combout  & ((\bus_inst|addr_decoder|Selector6~0_combout )))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|Selector6~0_combout ),
	.datad(\bus_inst|addr_decoder|slave_addr~4_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|Selector6~1 .lut_mask = 16'hAAF0;
defparam \bus_inst|addr_decoder|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N7
dffeas \bus_inst|addr_decoder|slave_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_inst|addr_decoder|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|addr_decoder|slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|addr_decoder|slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|addr_decoder|slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N0
cycloneive_lcell_comb \bus_inst|addr_decoder|mvalid[0]~1 (
// Equation(s):
// \bus_inst|addr_decoder|mvalid[0]~1_combout  = (!\bus_inst|addr_decoder|slave_addr [0] & (!\bus_inst|addr_decoder|slave_addr [1] & (\bus_inst|addr_decoder|mvalid[2]~0_combout  & \bus_inst|mctrl_mux|dout[0]~0_combout )))

	.dataa(\bus_inst|addr_decoder|slave_addr [0]),
	.datab(\bus_inst|addr_decoder|slave_addr [1]),
	.datac(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datad(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|addr_decoder|mvalid[0]~1 .lut_mask = 16'h1000;
defparam \bus_inst|addr_decoder|mvalid[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N28
cycloneive_lcell_comb \slave1|u_if|counter[0]~11 (
// Equation(s):
// \slave1|u_if|counter[0]~11_combout  = (!\slave1|u_if|counter[0]~10_combout  & ((\slave1|u_if|state.ADDR~q  & (!\slave1|u_if|Equal0~2_combout )) # (!\slave1|u_if|state.ADDR~q  & ((!\slave1|u_if|Equal1~1_combout )))))

	.dataa(\slave1|u_if|state.ADDR~q ),
	.datab(\slave1|u_if|counter[0]~10_combout ),
	.datac(\slave1|u_if|Equal0~2_combout ),
	.datad(\slave1|u_if|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[0]~11 .lut_mask = 16'h0213;
defparam \slave1|u_if|counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N4
cycloneive_lcell_comb \slave1|u_if|counter[0]~12 (
// Equation(s):
// \slave1|u_if|counter[0]~12_combout  = (!\slave1|u_if|counter[0]~11_combout  & (((\slave1|u_if|state.IDLE~q ) # (!\bus_inst|addr_decoder|mvalid[0]~1_combout )) # (!\rstn~input_o )))

	.dataa(\rstn~input_o ),
	.datab(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|counter[0]~11_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|counter[0]~12 .lut_mask = 16'h00F7;
defparam \slave1|u_if|counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N17
dffeas \slave1|u_if|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[0] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N18
cycloneive_lcell_comb \slave1|u_if|counter[1]~15 (
// Equation(s):
// \slave1|u_if|counter[1]~15_combout  = (\slave1|u_if|counter [1] & (!\slave1|u_if|counter[0]~9 )) # (!\slave1|u_if|counter [1] & ((\slave1|u_if|counter[0]~9 ) # (GND)))
// \slave1|u_if|counter[1]~16  = CARRY((!\slave1|u_if|counter[0]~9 ) # (!\slave1|u_if|counter [1]))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[0]~9 ),
	.combout(\slave1|u_if|counter[1]~15_combout ),
	.cout(\slave1|u_if|counter[1]~16 ));
// synopsys translate_off
defparam \slave1|u_if|counter[1]~15 .lut_mask = 16'h3C3F;
defparam \slave1|u_if|counter[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N19
dffeas \slave1|u_if|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[1] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N20
cycloneive_lcell_comb \slave1|u_if|counter[2]~17 (
// Equation(s):
// \slave1|u_if|counter[2]~17_combout  = (\slave1|u_if|counter [2] & (\slave1|u_if|counter[1]~16  $ (GND))) # (!\slave1|u_if|counter [2] & (!\slave1|u_if|counter[1]~16  & VCC))
// \slave1|u_if|counter[2]~18  = CARRY((\slave1|u_if|counter [2] & !\slave1|u_if|counter[1]~16 ))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1|u_if|counter[1]~16 ),
	.combout(\slave1|u_if|counter[2]~17_combout ),
	.cout(\slave1|u_if|counter[2]~18 ));
// synopsys translate_off
defparam \slave1|u_if|counter[2]~17 .lut_mask = 16'hC30C;
defparam \slave1|u_if|counter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N21
dffeas \slave1|u_if|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[2] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y67_N23
dffeas \slave1|u_if|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|counter[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slave1|u_if|counter[0]~12_combout ),
	.sload(gnd),
	.ena(\slave1|u_if|counter[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|counter[3] .is_wysiwyg = "true";
defparam \slave1|u_if|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Equal1~0 (
// Equation(s):
// \slave1|u_if|Equal1~0_combout  = (\slave1|u_if|counter [2] & (\slave1|u_if|counter [1] & \slave1|u_if|counter [0]))

	.dataa(gnd),
	.datab(\slave1|u_if|counter [2]),
	.datac(\slave1|u_if|counter [1]),
	.datad(\slave1|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave1|u_if|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Equal1~0 .lut_mask = 16'hC000;
defparam \slave1|u_if|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N8
cycloneive_lcell_comb \slave1|u_if|Equal1~1 (
// Equation(s):
// \slave1|u_if|Equal1~1_combout  = (!\slave1|u_if|counter [3] & (\slave1|u_if|Equal0~0_combout  & \slave1|u_if|Equal1~0_combout ))

	.dataa(\slave1|u_if|counter [3]),
	.datab(\slave1|u_if|Equal0~0_combout ),
	.datac(\slave1|u_if|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_if|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Equal1~1 .lut_mask = 16'h4040;
defparam \slave1|u_if|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N6
cycloneive_lcell_comb \slave1|u_if|state~17 (
// Equation(s):
// \slave1|u_if|state~17_combout  = (\slave1|u_if|state.WDATA_MEM~q ) # (((\slave1|u_if|Equal1~1_combout  & \slave1|u_if|state.RDATA_BUS~q )) # (!\rstn~input_o ))

	.dataa(\slave1|u_if|Equal1~1_combout ),
	.datab(\slave1|u_if|state.RDATA_BUS~q ),
	.datac(\slave1|u_if|state.WDATA_MEM~q ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\slave1|u_if|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|state~17 .lut_mask = 16'hF8FF;
defparam \slave1|u_if|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N10
cycloneive_lcell_comb \slave1|u_if|state~18 (
// Equation(s):
// \slave1|u_if|state~18_combout  = (!\slave1|u_if|state~17_combout  & ((\slave1|u_if|state.IDLE~q ) # (\bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(\slave1|u_if|state~17_combout ),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|state~18 .lut_mask = 16'h5550;
defparam \slave1|u_if|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N11
dffeas \slave1|u_if|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|state.IDLE .is_wysiwyg = "true";
defparam \slave1|u_if|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N30
cycloneive_lcell_comb \slave1|u_if|addr~0 (
// Equation(s):
// \slave1|u_if|addr~0_combout  = (!\slave1|u_if|counter [1] & (!\slave1|u_if|counter [2] & !\slave1|u_if|counter [0]))

	.dataa(\slave1|u_if|counter [1]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [2]),
	.datad(\slave1|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave1|u_if|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~0 .lut_mask = 16'h0005;
defparam \slave1|u_if|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N26
cycloneive_lcell_comb \slave1|u_if|Selector48~0 (
// Equation(s):
// \slave1|u_if|Selector48~0_combout  = (\slave1|u_if|state.WDATA~q  & ((\bus_inst|arbiter_inst|msel~q  & ((\master2_inst|bwdata~q ))) # (!\bus_inst|arbiter_inst|msel~q  & (\master1_inst|bwdata~q ))))

	.dataa(\slave1|u_if|state.WDATA~q ),
	.datab(\master1_inst|bwdata~q ),
	.datac(\master2_inst|bwdata~q ),
	.datad(\bus_inst|arbiter_inst|msel~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~0 .lut_mask = 16'hA088;
defparam \slave1|u_if|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N4
cycloneive_lcell_comb \slave1|u_if|Selector48~1 (
// Equation(s):
// \slave1|u_if|Selector48~1_combout  = (\slave1|u_if|Selector48~0_combout  & (\slave1|u_if|Equal0~0_combout  & (!\slave1|u_if|counter [3] & \bus_inst|addr_decoder|mvalid[0]~1_combout )))

	.dataa(\slave1|u_if|Selector48~0_combout ),
	.datab(\slave1|u_if|Equal0~0_combout ),
	.datac(\slave1|u_if|counter [3]),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~1 .lut_mask = 16'h0800;
defparam \slave1|u_if|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N22
cycloneive_lcell_comb \slave1|u_if|Selector48~2 (
// Equation(s):
// \slave1|u_if|Selector48~2_combout  = (\slave1|u_if|Equal0~0_combout  & (!\slave1|u_if|counter [3] & \bus_inst|addr_decoder|mvalid[0]~1_combout ))

	.dataa(gnd),
	.datab(\slave1|u_if|Equal0~0_combout ),
	.datac(\slave1|u_if|counter [3]),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~2 .lut_mask = 16'h0C00;
defparam \slave1|u_if|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N16
cycloneive_lcell_comb \slave1|u_if|Selector48~3 (
// Equation(s):
// \slave1|u_if|Selector48~3_combout  = (\slave1|u_if|counter [1]) # ((\slave1|u_if|counter [0]) # ((\slave1|u_if|counter [2]) # (!\slave1|u_if|Selector48~2_combout )))

	.dataa(\slave1|u_if|counter [1]),
	.datab(\slave1|u_if|counter [0]),
	.datac(\slave1|u_if|counter [2]),
	.datad(\slave1|u_if|Selector48~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~3 .lut_mask = 16'hFEFF;
defparam \slave1|u_if|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N18
cycloneive_lcell_comb \slave1|u_if|Selector48~4 (
// Equation(s):
// \slave1|u_if|Selector48~4_combout  = (\slave1|u_if|wdata [0] & ((\slave1|u_if|state.WDATA~q  & ((\slave1|u_if|Selector48~3_combout ))) # (!\slave1|u_if|state.WDATA~q  & (\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|state.WDATA~q ),
	.datab(\slave1|u_if|wdata [0]),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|Selector48~3_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~4 .lut_mask = 16'hC840;
defparam \slave1|u_if|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N28
cycloneive_lcell_comb \slave1|u_if|Selector48~5 (
// Equation(s):
// \slave1|u_if|Selector48~5_combout  = (\slave1|u_if|Selector48~4_combout ) # ((\slave1|u_if|addr~0_combout  & \slave1|u_if|Selector48~1_combout ))

	.dataa(\slave1|u_if|addr~0_combout ),
	.datab(gnd),
	.datac(\slave1|u_if|Selector48~1_combout ),
	.datad(\slave1|u_if|Selector48~4_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector48~5 .lut_mask = 16'hFFA0;
defparam \slave1|u_if|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N29
dffeas \slave1|u_if|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector48~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[0] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N24
cycloneive_lcell_comb \slave1|u_if|Selector7~0 (
// Equation(s):
// \slave1|u_if|Selector7~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|wdata [0])))) # (!\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|mem_wdata [0]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|wdata [0]),
	.datac(\slave1|u_if|mem_wdata [0]),
	.datad(\slave1|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector7~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N25
dffeas \slave1|u_if|mem_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[0] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N2
cycloneive_lcell_comb \slave1|u_mem|memory~0feeder (
// Equation(s):
// \slave1|u_mem|memory~0feeder_combout  = \slave1|u_if|mem_wdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [0]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~0feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N6
cycloneive_lcell_comb \slave1|u_if|Selector53~0 (
// Equation(s):
// \slave1|u_if|Selector53~0_combout  = (\slave1|u_if|addr [7] & \slave1|u_if|state.IDLE~q )

	.dataa(\slave1|u_if|addr [7]),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_if|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector53~0 .lut_mask = 16'hA0A0;
defparam \slave1|u_if|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N6
cycloneive_lcell_comb \slave1|u_if|addr~1 (
// Equation(s):
// \slave1|u_if|addr~1_combout  = (\slave1|u_if|Equal0~0_combout  & (\bus_inst|addr_decoder|mvalid[0]~1_combout  & ((\slave1|u_if|state.ADDR~q ) # (!\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|Equal0~0_combout ),
	.datab(\slave1|u_if|state.ADDR~q ),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\bus_inst|addr_decoder|mvalid[0]~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~1 .lut_mask = 16'h8A00;
defparam \slave1|u_if|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N2
cycloneive_lcell_comb \slave1|u_if|addr~2 (
// Equation(s):
// \slave1|u_if|addr~2_combout  = (!\slave1|u_if|counter [3] & \slave1|u_if|addr~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|counter [3]),
	.datad(\slave1|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~2 .lut_mask = 16'h0F00;
defparam \slave1|u_if|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N30
cycloneive_lcell_comb \slave1|u_if|Selector53~1 (
// Equation(s):
// \slave1|u_if|Selector53~1_combout  = (\slave1|u_if|Equal1~0_combout  & ((\slave1|u_if|addr~2_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~2_combout  & ((\slave1|u_if|Selector53~0_combout ))))) # 
// (!\slave1|u_if|Equal1~0_combout  & (((\slave1|u_if|Selector53~0_combout ))))

	.dataa(\slave1|u_if|Equal1~0_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector53~0_combout ),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector53~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N31
dffeas \slave1|u_if|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[7] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N26
cycloneive_lcell_comb \slave1|u_if|Selector12~0 (
// Equation(s):
// \slave1|u_if|Selector12~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [7]) # ((\slave1|u_if|addr [7] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [7] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [7]),
	.datac(\slave1|u_if|mem_addr [7]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector12~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N27
dffeas \slave1|u_if|mem_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[7] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N28
cycloneive_lcell_comb \slave1|u_if|addr~5 (
// Equation(s):
// \slave1|u_if|addr~5_combout  = (!\slave1|u_if|counter [1] & (!\slave1|u_if|counter [0] & (\slave1|u_if|counter [2] & \slave1|u_if|addr~2_combout )))

	.dataa(\slave1|u_if|counter [1]),
	.datab(\slave1|u_if|counter [0]),
	.datac(\slave1|u_if|counter [2]),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~5 .lut_mask = 16'h1000;
defparam \slave1|u_if|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N20
cycloneive_lcell_comb \slave1|u_if|Selector56~0 (
// Equation(s):
// \slave1|u_if|Selector56~0_combout  = (\slave1|u_if|addr~5_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave1|u_if|addr~5_combout  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|addr [4]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|addr [4]),
	.datad(\slave1|u_if|addr~5_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector56~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N21
dffeas \slave1|u_if|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[4] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N8
cycloneive_lcell_comb \slave1|u_if|Selector15~0 (
// Equation(s):
// \slave1|u_if|Selector15~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [4]) # ((\slave1|u_if|addr [4] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [4] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [4]),
	.datac(\slave1|u_if|mem_addr [4]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector15~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N9
dffeas \slave1|u_if|mem_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[4] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N10
cycloneive_lcell_comb \slave1|u_if|addr~6 (
// Equation(s):
// \slave1|u_if|addr~6_combout  = (!\slave1|u_if|counter [1] & (\slave1|u_if|counter [0] & (\slave1|u_if|counter [2] & \slave1|u_if|addr~2_combout )))

	.dataa(\slave1|u_if|counter [1]),
	.datab(\slave1|u_if|counter [0]),
	.datac(\slave1|u_if|counter [2]),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~6 .lut_mask = 16'h4000;
defparam \slave1|u_if|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Selector55~0 (
// Equation(s):
// \slave1|u_if|Selector55~0_combout  = (\slave1|u_if|addr~6_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave1|u_if|addr~6_combout  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|addr [5]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|addr [5]),
	.datad(\slave1|u_if|addr~6_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector55~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N15
dffeas \slave1|u_if|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[5] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N22
cycloneive_lcell_comb \slave1|u_if|Selector14~0 (
// Equation(s):
// \slave1|u_if|Selector14~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [5]) # ((\slave1|u_if|addr [5] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [5] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [5]),
	.datac(\slave1|u_if|mem_addr [5]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector14~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N23
dffeas \slave1|u_if|mem_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[5] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N16
cycloneive_lcell_comb \slave1|u_if|addr~7 (
// Equation(s):
// \slave1|u_if|addr~7_combout  = (\slave1|u_if|counter [1] & (!\slave1|u_if|counter [0] & (\slave1|u_if|counter [2] & \slave1|u_if|addr~2_combout )))

	.dataa(\slave1|u_if|counter [1]),
	.datab(\slave1|u_if|counter [0]),
	.datac(\slave1|u_if|counter [2]),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~7 .lut_mask = 16'h2000;
defparam \slave1|u_if|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N0
cycloneive_lcell_comb \slave1|u_if|Selector54~0 (
// Equation(s):
// \slave1|u_if|Selector54~0_combout  = (\slave1|u_if|addr~7_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave1|u_if|addr~7_combout  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|addr [6]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|addr [6]),
	.datad(\slave1|u_if|addr~7_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector54~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N1
dffeas \slave1|u_if|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[6] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N0
cycloneive_lcell_comb \slave1|u_if|Selector13~0 (
// Equation(s):
// \slave1|u_if|Selector13~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [6]) # ((\slave1|u_if|addr [6] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [6] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [6]),
	.datac(\slave1|u_if|mem_addr [6]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector13~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N1
dffeas \slave1|u_if|mem_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[6] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N6
cycloneive_lcell_comb \slave1|u_mem|memory~32769 (
// Equation(s):
// \slave1|u_mem|memory~32769_combout  = (!\slave1|u_if|mem_addr [7] & (!\slave1|u_if|mem_addr [4] & (!\slave1|u_if|mem_addr [5] & !\slave1|u_if|mem_addr [6])))

	.dataa(\slave1|u_if|mem_addr [7]),
	.datab(\slave1|u_if|mem_addr [4]),
	.datac(\slave1|u_if|mem_addr [5]),
	.datad(\slave1|u_if|mem_addr [6]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~32769_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~32769 .lut_mask = 16'h0001;
defparam \slave1|u_mem|memory~32769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N16
cycloneive_lcell_comb \slave1|u_if|Selector57~0 (
// Equation(s):
// \slave1|u_if|Selector57~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [3]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector57~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N22
cycloneive_lcell_comb \slave1|u_if|Selector57~1 (
// Equation(s):
// \slave1|u_if|Selector57~1_combout  = (\slave1|u_if|Equal0~1_combout  & ((\slave1|u_if|addr~2_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~2_combout  & ((\slave1|u_if|Selector57~0_combout ))))) # 
// (!\slave1|u_if|Equal0~1_combout  & (((\slave1|u_if|Selector57~0_combout ))))

	.dataa(\slave1|u_if|Equal0~1_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector57~0_combout ),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector57~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N23
dffeas \slave1|u_if|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector57~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[3] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N10
cycloneive_lcell_comb \slave1|u_if|Selector16~0 (
// Equation(s):
// \slave1|u_if|Selector16~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [3]) # ((\slave1|u_if|addr [3] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [3] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [3]),
	.datac(\slave1|u_if|mem_addr [3]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector16~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N11
dffeas \slave1|u_if|mem_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[3] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N0
cycloneive_lcell_comb \slave1|u_if|addr~4 (
// Equation(s):
// \slave1|u_if|addr~4_combout  = (\slave1|u_if|counter [1] & (!\slave1|u_if|counter [0] & !\slave1|u_if|counter [2]))

	.dataa(\slave1|u_if|counter [1]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave1|u_if|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~4 .lut_mask = 16'h000A;
defparam \slave1|u_if|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N22
cycloneive_lcell_comb \slave1|u_if|Selector58~0 (
// Equation(s):
// \slave1|u_if|Selector58~0_combout  = (\slave1|u_if|addr [2] & \slave1|u_if|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave1|u_if|addr [2]),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_if|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector58~0 .lut_mask = 16'hC0C0;
defparam \slave1|u_if|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N8
cycloneive_lcell_comb \slave1|u_if|Selector58~1 (
// Equation(s):
// \slave1|u_if|Selector58~1_combout  = (\slave1|u_if|addr~4_combout  & ((\slave1|u_if|addr~2_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~2_combout  & ((\slave1|u_if|Selector58~0_combout ))))) # (!\slave1|u_if|addr~4_combout  & 
// (((\slave1|u_if|Selector58~0_combout ))))

	.dataa(\slave1|u_if|addr~4_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector58~0_combout ),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector58~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N9
dffeas \slave1|u_if|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[2] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N24
cycloneive_lcell_comb \slave1|u_if|Selector17~0 (
// Equation(s):
// \slave1|u_if|Selector17~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [2]) # ((\slave1|u_if|addr [2] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [2] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [2]),
	.datac(\slave1|u_if|mem_addr [2]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector17~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N25
dffeas \slave1|u_if|mem_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[2] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N6
cycloneive_lcell_comb \slave1|u_if|addr~3 (
// Equation(s):
// \slave1|u_if|addr~3_combout  = (!\slave1|u_if|counter [1] & (\slave1|u_if|counter [0] & !\slave1|u_if|counter [2]))

	.dataa(\slave1|u_if|counter [1]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave1|u_if|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~3 .lut_mask = 16'h0050;
defparam \slave1|u_if|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N4
cycloneive_lcell_comb \slave1|u_if|Selector59~0 (
// Equation(s):
// \slave1|u_if|Selector59~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector59~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N26
cycloneive_lcell_comb \slave1|u_if|Selector59~1 (
// Equation(s):
// \slave1|u_if|Selector59~1_combout  = (\slave1|u_if|addr~3_combout  & ((\slave1|u_if|addr~2_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~2_combout  & ((\slave1|u_if|Selector59~0_combout ))))) # (!\slave1|u_if|addr~3_combout  & 
// (((\slave1|u_if|Selector59~0_combout ))))

	.dataa(\slave1|u_if|addr~3_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector59~0_combout ),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector59~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N27
dffeas \slave1|u_if|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector59~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[1] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Selector18~0 (
// Equation(s):
// \slave1|u_if|Selector18~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [1]) # ((\slave1|u_if|addr [1] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [1] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [1]),
	.datac(\slave1|u_if|mem_addr [1]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector18~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N15
dffeas \slave1|u_if|mem_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[1] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Selector60~0 (
// Equation(s):
// \slave1|u_if|Selector60~0_combout  = (\slave1|u_if|addr [0] & \slave1|u_if|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave1|u_if|addr [0]),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_if|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector60~0 .lut_mask = 16'hC0C0;
defparam \slave1|u_if|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N12
cycloneive_lcell_comb \slave1|u_if|Selector60~1 (
// Equation(s):
// \slave1|u_if|Selector60~1_combout  = (\slave1|u_if|addr~0_combout  & ((\slave1|u_if|addr~2_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave1|u_if|addr~2_combout  & (\slave1|u_if|Selector60~0_combout )))) # (!\slave1|u_if|addr~0_combout  & 
// (\slave1|u_if|Selector60~0_combout ))

	.dataa(\slave1|u_if|Selector60~0_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|addr~0_combout ),
	.datad(\slave1|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector60~1 .lut_mask = 16'hCAAA;
defparam \slave1|u_if|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N13
dffeas \slave1|u_if|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector60~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[0] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N12
cycloneive_lcell_comb \slave1|u_if|Selector19~0 (
// Equation(s):
// \slave1|u_if|Selector19~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [0]) # ((\slave1|u_if|addr [0] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [0] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [0]),
	.datac(\slave1|u_if|mem_addr [0]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector19~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N13
dffeas \slave1|u_if|mem_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[0] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N28
cycloneive_lcell_comb \slave1|u_mem|memory~32768 (
// Equation(s):
// \slave1|u_mem|memory~32768_combout  = (!\slave1|u_if|mem_addr [3] & (!\slave1|u_if|mem_addr [2] & (!\slave1|u_if|mem_addr [1] & !\slave1|u_if|mem_addr [0])))

	.dataa(\slave1|u_if|mem_addr [3]),
	.datab(\slave1|u_if|mem_addr [2]),
	.datac(\slave1|u_if|mem_addr [1]),
	.datad(\slave1|u_if|mem_addr [0]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~32768_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~32768 .lut_mask = 16'h0001;
defparam \slave1|u_mem|memory~32768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N20
cycloneive_lcell_comb \slave1|u_if|Selector22~0 (
// Equation(s):
// \slave1|u_if|Selector22~0_combout  = (\slave1|u_if|state.WDATA_MEM~q ) # ((\slave1|u_if|mem_wvalid~q  & \slave1|u_if|state.IDLE~q ))

	.dataa(\slave1|u_if|state.WDATA_MEM~q ),
	.datab(gnd),
	.datac(\slave1|u_if|mem_wvalid~q ),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector22~0 .lut_mask = 16'hFAAA;
defparam \slave1|u_if|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N21
dffeas \slave1|u_if|mem_wvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wvalid .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N16
cycloneive_lcell_comb \slave1|u_mem|always0~0 (
// Equation(s):
// \slave1|u_mem|always0~0_combout  = (\slave1|u_if|mem_wen~q  & (!\slave1|u_if|mem_ren~q  & \slave1|u_if|mem_wvalid~q ))

	.dataa(gnd),
	.datab(\slave1|u_if|mem_wen~q ),
	.datac(\slave1|u_if|mem_ren~q ),
	.datad(\slave1|u_if|mem_wvalid~q ),
	.cin(gnd),
	.combout(\slave1|u_mem|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|always0~0 .lut_mask = 16'h0C00;
defparam \slave1|u_mem|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N26
cycloneive_lcell_comb \slave1|u_if|Selector51~0 (
// Equation(s):
// \slave1|u_if|Selector51~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [9]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector51~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N6
cycloneive_lcell_comb \slave1|u_if|addr~8 (
// Equation(s):
// \slave1|u_if|addr~8_combout  = (\slave1|u_if|counter [3] & \slave1|u_if|addr~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|counter [3]),
	.datad(\slave1|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|addr~8 .lut_mask = 16'hF000;
defparam \slave1|u_if|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N18
cycloneive_lcell_comb \slave1|u_if|Selector51~1 (
// Equation(s):
// \slave1|u_if|Selector51~1_combout  = (\slave1|u_if|addr~3_combout  & ((\slave1|u_if|addr~8_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~8_combout  & ((\slave1|u_if|Selector51~0_combout ))))) # (!\slave1|u_if|addr~3_combout  & 
// (((\slave1|u_if|Selector51~0_combout ))))

	.dataa(\slave1|u_if|addr~3_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector51~0_combout ),
	.datad(\slave1|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector51~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N19
dffeas \slave1|u_if|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector51~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[9] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N30
cycloneive_lcell_comb \slave1|u_if|Selector10~0 (
// Equation(s):
// \slave1|u_if|Selector10~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [9]) # ((\slave1|u_if|addr [9] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [9] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [9]),
	.datac(\slave1|u_if|mem_addr [9]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector10~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N31
dffeas \slave1|u_if|mem_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[9] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N0
cycloneive_lcell_comb \slave1|u_if|Selector50~0 (
// Equation(s):
// \slave1|u_if|Selector50~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [10]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector50~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N24
cycloneive_lcell_comb \slave1|u_if|Selector50~1 (
// Equation(s):
// \slave1|u_if|Selector50~1_combout  = (\slave1|u_if|addr~4_combout  & ((\slave1|u_if|addr~8_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave1|u_if|addr~8_combout  & ((\slave1|u_if|Selector50~0_combout ))))) # (!\slave1|u_if|addr~4_combout  & 
// (((\slave1|u_if|Selector50~0_combout ))))

	.dataa(\slave1|u_if|addr~4_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|Selector50~0_combout ),
	.datad(\slave1|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector50~1 .lut_mask = 16'hD8F0;
defparam \slave1|u_if|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N25
dffeas \slave1|u_if|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector50~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[10] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N20
cycloneive_lcell_comb \slave1|u_if|Selector9~0 (
// Equation(s):
// \slave1|u_if|Selector9~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [10]) # ((\slave1|u_if|addr [10] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [10] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [10]),
	.datac(\slave1|u_if|mem_addr [10]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector9~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N21
dffeas \slave1|u_if|mem_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[10] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N12
cycloneive_lcell_comb \slave1|u_if|Selector52~0 (
// Equation(s):
// \slave1|u_if|Selector52~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [8]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector52~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y67_N4
cycloneive_lcell_comb \slave1|u_if|Selector52~1 (
// Equation(s):
// \slave1|u_if|Selector52~1_combout  = (\slave1|u_if|addr~0_combout  & ((\slave1|u_if|addr~8_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave1|u_if|addr~8_combout  & (\slave1|u_if|Selector52~0_combout )))) # (!\slave1|u_if|addr~0_combout  & 
// (\slave1|u_if|Selector52~0_combout ))

	.dataa(\slave1|u_if|Selector52~0_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave1|u_if|addr~0_combout ),
	.datad(\slave1|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector52~1 .lut_mask = 16'hCAAA;
defparam \slave1|u_if|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y67_N5
dffeas \slave1|u_if|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector52~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[8] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N4
cycloneive_lcell_comb \slave1|u_if|Selector11~0 (
// Equation(s):
// \slave1|u_if|Selector11~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [8]) # ((\slave1|u_if|addr [8] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [8] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [8]),
	.datac(\slave1|u_if|mem_addr [8]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector11~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N5
dffeas \slave1|u_if|mem_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[8] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N10
cycloneive_lcell_comb \slave1|u_if|Selector49~0 (
// Equation(s):
// \slave1|u_if|Selector49~0_combout  = (\slave1|u_if|state.IDLE~q  & \slave1|u_if|addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|state.IDLE~q ),
	.datad(\slave1|u_if|addr [11]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector49~0 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N20
cycloneive_lcell_comb \slave1|u_if|Selector49~1 (
// Equation(s):
// \slave1|u_if|Selector49~1_combout  = (\slave1|u_if|Equal0~1_combout  & ((\slave1|u_if|addr~8_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave1|u_if|addr~8_combout  & (\slave1|u_if|Selector49~0_combout )))) # 
// (!\slave1|u_if|Equal0~1_combout  & (\slave1|u_if|Selector49~0_combout ))

	.dataa(\slave1|u_if|Selector49~0_combout ),
	.datab(\slave1|u_if|Equal0~1_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave1|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector49~1 .lut_mask = 16'hE2AA;
defparam \slave1|u_if|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N21
dffeas \slave1|u_if|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector49~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|addr[11] .is_wysiwyg = "true";
defparam \slave1|u_if|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N18
cycloneive_lcell_comb \slave1|u_if|Selector8~0 (
// Equation(s):
// \slave1|u_if|Selector8~0_combout  = (\slave1|u_if|WideOr1~combout  & ((\slave1|u_if|mem_addr [11]) # ((\slave1|u_if|addr [11] & \slave1|u_if|mem_addr~0_combout )))) # (!\slave1|u_if|WideOr1~combout  & (\slave1|u_if|addr [11] & 
// ((\slave1|u_if|mem_addr~0_combout ))))

	.dataa(\slave1|u_if|WideOr1~combout ),
	.datab(\slave1|u_if|addr [11]),
	.datac(\slave1|u_if|mem_addr [11]),
	.datad(\slave1|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector8~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N19
dffeas \slave1|u_if|mem_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_addr[11] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N16
cycloneive_lcell_comb \slave1|u_mem|memory~32770 (
// Equation(s):
// \slave1|u_mem|memory~32770_combout  = (!\slave1|u_if|mem_addr [9] & (!\slave1|u_if|mem_addr [10] & (!\slave1|u_if|mem_addr [8] & !\slave1|u_if|mem_addr [11])))

	.dataa(\slave1|u_if|mem_addr [9]),
	.datab(\slave1|u_if|mem_addr [10]),
	.datac(\slave1|u_if|mem_addr [8]),
	.datad(\slave1|u_if|mem_addr [11]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~32770_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~32770 .lut_mask = 16'h0001;
defparam \slave1|u_mem|memory~32770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N2
cycloneive_lcell_comb \slave1|u_mem|memory~32771 (
// Equation(s):
// \slave1|u_mem|memory~32771_combout  = (\slave1|u_mem|memory~32769_combout  & (\slave1|u_mem|memory~32768_combout  & (\slave1|u_mem|always0~0_combout  & \slave1|u_mem|memory~32770_combout )))

	.dataa(\slave1|u_mem|memory~32769_combout ),
	.datab(\slave1|u_mem|memory~32768_combout ),
	.datac(\slave1|u_mem|always0~0_combout ),
	.datad(\slave1|u_mem|memory~32770_combout ),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~32771_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~32771 .lut_mask = 16'h8000;
defparam \slave1|u_mem|memory~32771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N3
dffeas \slave1|u_mem|memory~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~0 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N20
cycloneive_lcell_comb \slave1|u_if|Selector47~0 (
// Equation(s):
// \slave1|u_if|Selector47~0_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector48~2_combout )) # (!\slave1|u_if|addr~3_combout ))) # (!\slave1|u_if|state.WDATA~q  & (((\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|addr~3_combout ),
	.datab(\slave1|u_if|state.WDATA~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector47~0 .lut_mask = 16'h7F4C;
defparam \slave1|u_if|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N4
cycloneive_lcell_comb \slave1|u_if|Selector47~1 (
// Equation(s):
// \slave1|u_if|Selector47~1_combout  = (\slave1|u_if|addr~3_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|wdata [1] & \slave1|u_if|Selector47~0_combout )))) # (!\slave1|u_if|addr~3_combout  & (((\slave1|u_if|wdata [1] & 
// \slave1|u_if|Selector47~0_combout ))))

	.dataa(\slave1|u_if|addr~3_combout ),
	.datab(\slave1|u_if|Selector48~1_combout ),
	.datac(\slave1|u_if|wdata [1]),
	.datad(\slave1|u_if|Selector47~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector47~1 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N5
dffeas \slave1|u_if|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[1] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N24
cycloneive_lcell_comb \slave1|u_if|Selector6~0 (
// Equation(s):
// \slave1|u_if|Selector6~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|wdata [1])))) # (!\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|state.IDLE~q  & (\slave1|u_if|mem_wdata [1])))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|state.WDATA_MEM~q ),
	.datac(\slave1|u_if|mem_wdata [1]),
	.datad(\slave1|u_if|wdata [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector6~0 .lut_mask = 16'hEC20;
defparam \slave1|u_if|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N25
dffeas \slave1|u_if|mem_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[1] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N22
cycloneive_lcell_comb \slave1|u_mem|memory~1feeder (
// Equation(s):
// \slave1|u_mem|memory~1feeder_combout  = \slave1|u_if|mem_wdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [1]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~1feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N23
dffeas \slave1|u_mem|memory~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~1 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N6
cycloneive_lcell_comb \slave1|u_if|Selector46~0 (
// Equation(s):
// \slave1|u_if|Selector46~0_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|addr~4_combout ) # (!\slave1|u_if|Selector48~2_combout )))) # (!\slave1|u_if|state.WDATA~q  & (\slave1|u_if|state.IDLE~q ))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|state.WDATA~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|addr~4_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector46~0 .lut_mask = 16'h2EEE;
defparam \slave1|u_if|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N22
cycloneive_lcell_comb \slave1|u_if|Selector46~1 (
// Equation(s):
// \slave1|u_if|Selector46~1_combout  = (\slave1|u_if|Selector48~1_combout  & ((\slave1|u_if|addr~4_combout ) # ((\slave1|u_if|wdata [2] & \slave1|u_if|Selector46~0_combout )))) # (!\slave1|u_if|Selector48~1_combout  & (((\slave1|u_if|wdata [2] & 
// \slave1|u_if|Selector46~0_combout ))))

	.dataa(\slave1|u_if|Selector48~1_combout ),
	.datab(\slave1|u_if|addr~4_combout ),
	.datac(\slave1|u_if|wdata [2]),
	.datad(\slave1|u_if|Selector46~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector46~1 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N23
dffeas \slave1|u_if|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector46~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[2] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N30
cycloneive_lcell_comb \slave1|u_if|Selector5~0 (
// Equation(s):
// \slave1|u_if|Selector5~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|wdata [2])) # (!\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|mem_wdata [2] & \slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|wdata [2]),
	.datab(\slave1|u_if|state.WDATA_MEM~q ),
	.datac(\slave1|u_if|mem_wdata [2]),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector5~0 .lut_mask = 16'hB888;
defparam \slave1|u_if|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N31
dffeas \slave1|u_if|mem_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[2] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N20
cycloneive_lcell_comb \slave1|u_mem|memory~2feeder (
// Equation(s):
// \slave1|u_mem|memory~2feeder_combout  = \slave1|u_if|mem_wdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|mem_wdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~2feeder .lut_mask = 16'hF0F0;
defparam \slave1|u_mem|memory~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N21
dffeas \slave1|u_mem|memory~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~2 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N2
cycloneive_lcell_comb \slave1|u_if|Selector45~0 (
// Equation(s):
// \slave1|u_if|Selector45~0_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector48~2_combout )) # (!\slave1|u_if|Equal0~1_combout ))) # (!\slave1|u_if|state.WDATA~q  & (((\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|Equal0~1_combout ),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector45~0 .lut_mask = 16'h5FCC;
defparam \slave1|u_if|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N8
cycloneive_lcell_comb \slave1|u_if|Selector45~1 (
// Equation(s):
// \slave1|u_if|Selector45~1_combout  = (\slave1|u_if|Equal0~1_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|wdata [3] & \slave1|u_if|Selector45~0_combout )))) # (!\slave1|u_if|Equal0~1_combout  & (((\slave1|u_if|wdata [3] & 
// \slave1|u_if|Selector45~0_combout ))))

	.dataa(\slave1|u_if|Equal0~1_combout ),
	.datab(\slave1|u_if|Selector48~1_combout ),
	.datac(\slave1|u_if|wdata [3]),
	.datad(\slave1|u_if|Selector45~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector45~1 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N9
dffeas \slave1|u_if|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[3] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N10
cycloneive_lcell_comb \slave1|u_if|Selector4~0 (
// Equation(s):
// \slave1|u_if|Selector4~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|wdata [3])) # (!\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|state.IDLE~q  & \slave1|u_if|mem_wdata [3]))))

	.dataa(\slave1|u_if|wdata [3]),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_if|mem_wdata [3]),
	.datad(\slave1|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector4~0 .lut_mask = 16'hAAC0;
defparam \slave1|u_if|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N11
dffeas \slave1|u_if|mem_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[3] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N0
cycloneive_lcell_comb \slave1|u_mem|memory~3feeder (
// Equation(s):
// \slave1|u_mem|memory~3feeder_combout  = \slave1|u_if|mem_wdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [3]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~3feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N1
dffeas \slave1|u_mem|memory~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~3 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N26
cycloneive_lcell_comb \slave1|u_if|Selector44~2 (
// Equation(s):
// \slave1|u_if|Selector44~2_combout  = (\slave1|u_if|counter [2] & (!\slave1|u_if|counter [0] & !\slave1|u_if|counter [1]))

	.dataa(\slave1|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector44~2 .lut_mask = 16'h000A;
defparam \slave1|u_if|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N24
cycloneive_lcell_comb \slave1|u_if|Selector44~4 (
// Equation(s):
// \slave1|u_if|Selector44~4_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector48~2_combout )) # (!\slave1|u_if|Selector44~2_combout ))) # (!\slave1|u_if|state.WDATA~q  & (((\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|Selector44~2_combout ),
	.datab(\slave1|u_if|state.WDATA~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector44~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector44~4 .lut_mask = 16'h7F4C;
defparam \slave1|u_if|Selector44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N28
cycloneive_lcell_comb \slave1|u_if|Selector44~3 (
// Equation(s):
// \slave1|u_if|Selector44~3_combout  = (\slave1|u_if|Selector44~2_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|wdata [4] & \slave1|u_if|Selector44~4_combout )))) # (!\slave1|u_if|Selector44~2_combout  & (((\slave1|u_if|wdata [4] & 
// \slave1|u_if|Selector44~4_combout ))))

	.dataa(\slave1|u_if|Selector44~2_combout ),
	.datab(\slave1|u_if|Selector48~1_combout ),
	.datac(\slave1|u_if|wdata [4]),
	.datad(\slave1|u_if|Selector44~4_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector44~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector44~3 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N29
dffeas \slave1|u_if|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector44~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[4] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N0
cycloneive_lcell_comb \slave1|u_if|Selector3~0 (
// Equation(s):
// \slave1|u_if|Selector3~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|wdata [4])) # (!\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|mem_wdata [4] & \slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|state.WDATA_MEM~q ),
	.datab(\slave1|u_if|wdata [4]),
	.datac(\slave1|u_if|mem_wdata [4]),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector3~0 .lut_mask = 16'hD888;
defparam \slave1|u_if|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N1
dffeas \slave1|u_if|mem_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[4] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N0
cycloneive_lcell_comb \slave1|u_mem|memory~4feeder (
// Equation(s):
// \slave1|u_mem|memory~4feeder_combout  = \slave1|u_if|mem_wdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [4]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~4feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N1
dffeas \slave1|u_mem|memory~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~4 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N14
cycloneive_lcell_comb \slave1|u_if|Selector43~2 (
// Equation(s):
// \slave1|u_if|Selector43~2_combout  = (!\slave1|u_if|counter [1] & (\slave1|u_if|counter [0] & \slave1|u_if|counter [2]))

	.dataa(\slave1|u_if|counter [1]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector43~2 .lut_mask = 16'h5000;
defparam \slave1|u_if|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N10
cycloneive_lcell_comb \slave1|u_if|Selector43~4 (
// Equation(s):
// \slave1|u_if|Selector43~4_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector48~2_combout )) # (!\slave1|u_if|Selector43~2_combout ))) # (!\slave1|u_if|state.WDATA~q  & (((\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|Selector43~2_combout ),
	.datab(\slave1|u_if|state.WDATA~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector43~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector43~4 .lut_mask = 16'h7F4C;
defparam \slave1|u_if|Selector43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N18
cycloneive_lcell_comb \slave1|u_if|Selector43~3 (
// Equation(s):
// \slave1|u_if|Selector43~3_combout  = (\slave1|u_if|Selector43~2_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|wdata [5] & \slave1|u_if|Selector43~4_combout )))) # (!\slave1|u_if|Selector43~2_combout  & (((\slave1|u_if|wdata [5] & 
// \slave1|u_if|Selector43~4_combout ))))

	.dataa(\slave1|u_if|Selector43~2_combout ),
	.datab(\slave1|u_if|Selector48~1_combout ),
	.datac(\slave1|u_if|wdata [5]),
	.datad(\slave1|u_if|Selector43~4_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector43~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector43~3 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N19
dffeas \slave1|u_if|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector43~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[5] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N2
cycloneive_lcell_comb \slave1|u_if|Selector2~0 (
// Equation(s):
// \slave1|u_if|Selector2~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|wdata [5])) # (!\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|mem_wdata [5] & \slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|state.WDATA_MEM~q ),
	.datab(\slave1|u_if|wdata [5]),
	.datac(\slave1|u_if|mem_wdata [5]),
	.datad(\slave1|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector2~0 .lut_mask = 16'hD888;
defparam \slave1|u_if|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N3
dffeas \slave1|u_if|mem_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[5] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N22
cycloneive_lcell_comb \slave1|u_mem|memory~5feeder (
// Equation(s):
// \slave1|u_mem|memory~5feeder_combout  = \slave1|u_if|mem_wdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_if|mem_wdata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~5feeder .lut_mask = 16'hF0F0;
defparam \slave1|u_mem|memory~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N23
dffeas \slave1|u_mem|memory~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~5 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N24
cycloneive_lcell_comb \slave1|u_if|Selector42~2 (
// Equation(s):
// \slave1|u_if|Selector42~2_combout  = (\slave1|u_if|counter [2] & (!\slave1|u_if|counter [0] & \slave1|u_if|counter [1]))

	.dataa(\slave1|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector42~2 .lut_mask = 16'h0A00;
defparam \slave1|u_if|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N18
cycloneive_lcell_comb \slave1|u_if|Selector42~4 (
// Equation(s):
// \slave1|u_if|Selector42~4_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector42~2_combout ) # (!\slave1|u_if|Selector48~2_combout )))) # (!\slave1|u_if|state.WDATA~q  & (\slave1|u_if|state.IDLE~q ))

	.dataa(\slave1|u_if|state.WDATA~q ),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_if|Selector48~2_combout ),
	.datad(\slave1|u_if|Selector42~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector42~4 .lut_mask = 16'h4EEE;
defparam \slave1|u_if|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N30
cycloneive_lcell_comb \slave1|u_if|Selector42~3 (
// Equation(s):
// \slave1|u_if|Selector42~3_combout  = (\slave1|u_if|Selector42~2_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|wdata [6] & \slave1|u_if|Selector42~4_combout )))) # (!\slave1|u_if|Selector42~2_combout  & (((\slave1|u_if|wdata [6] & 
// \slave1|u_if|Selector42~4_combout ))))

	.dataa(\slave1|u_if|Selector42~2_combout ),
	.datab(\slave1|u_if|Selector48~1_combout ),
	.datac(\slave1|u_if|wdata [6]),
	.datad(\slave1|u_if|Selector42~4_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector42~3 .lut_mask = 16'hF888;
defparam \slave1|u_if|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N31
dffeas \slave1|u_if|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector42~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[6] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N12
cycloneive_lcell_comb \slave1|u_if|Selector1~0 (
// Equation(s):
// \slave1|u_if|Selector1~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|wdata [6])))) # (!\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|mem_wdata [6]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|wdata [6]),
	.datac(\slave1|u_if|mem_wdata [6]),
	.datad(\slave1|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector1~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N13
dffeas \slave1|u_if|mem_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[6] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N0
cycloneive_lcell_comb \slave1|u_mem|memory~6feeder (
// Equation(s):
// \slave1|u_mem|memory~6feeder_combout  = \slave1|u_if|mem_wdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [6]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~6feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N1
dffeas \slave1|u_mem|memory~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~6 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N18
cycloneive_lcell_comb \slave1|u_if|Selector41~0 (
// Equation(s):
// \slave1|u_if|Selector41~0_combout  = (\slave1|u_if|state.WDATA~q  & (((!\slave1|u_if|Selector48~2_combout )) # (!\slave1|u_if|Equal1~0_combout ))) # (!\slave1|u_if|state.WDATA~q  & (((\slave1|u_if|state.IDLE~q ))))

	.dataa(\slave1|u_if|Equal1~0_combout ),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_if|state.WDATA~q ),
	.datad(\slave1|u_if|Selector48~2_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector41~0 .lut_mask = 16'h5CFC;
defparam \slave1|u_if|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N12
cycloneive_lcell_comb \slave1|u_if|Selector41~1 (
// Equation(s):
// \slave1|u_if|Selector41~1_combout  = (\slave1|u_if|Equal1~0_combout  & ((\slave1|u_if|Selector48~1_combout ) # ((\slave1|u_if|Selector41~0_combout  & \slave1|u_if|wdata [7])))) # (!\slave1|u_if|Equal1~0_combout  & (\slave1|u_if|Selector41~0_combout  & 
// (\slave1|u_if|wdata [7])))

	.dataa(\slave1|u_if|Equal1~0_combout ),
	.datab(\slave1|u_if|Selector41~0_combout ),
	.datac(\slave1|u_if|wdata [7]),
	.datad(\slave1|u_if|Selector48~1_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector41~1 .lut_mask = 16'hEAC0;
defparam \slave1|u_if|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N13
dffeas \slave1|u_if|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|wdata[7] .is_wysiwyg = "true";
defparam \slave1|u_if|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N26
cycloneive_lcell_comb \slave1|u_if|Selector0~0 (
// Equation(s):
// \slave1|u_if|Selector0~0_combout  = (\slave1|u_if|state.WDATA_MEM~q  & (((\slave1|u_if|wdata [7])))) # (!\slave1|u_if|state.WDATA_MEM~q  & (\slave1|u_if|state.IDLE~q  & ((\slave1|u_if|mem_wdata [7]))))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|wdata [7]),
	.datac(\slave1|u_if|mem_wdata [7]),
	.datad(\slave1|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector0~0 .lut_mask = 16'hCCA0;
defparam \slave1|u_if|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N27
dffeas \slave1|u_if|mem_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|mem_wdata[7] .is_wysiwyg = "true";
defparam \slave1|u_if|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N10
cycloneive_lcell_comb \slave1|u_mem|memory~7feeder (
// Equation(s):
// \slave1|u_mem|memory~7feeder_combout  = \slave1|u_if|mem_wdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1|u_if|mem_wdata [7]),
	.cin(gnd),
	.combout(\slave1|u_mem|memory~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_mem|memory~7feeder .lut_mask = 16'hFF00;
defparam \slave1|u_mem|memory~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N11
dffeas \slave1|u_mem|memory~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_mem|memory~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1|u_mem|memory~32771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_mem|memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_mem|memory~7 .is_wysiwyg = "true";
defparam \slave1|u_mem|memory~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N24
cycloneive_lcell_comb \slave3|u_if|Selector43~0 (
// Equation(s):
// \slave3|u_if|Selector43~0_combout  = (\slave3|u_if|state.RDATA~q  & ((!\slave3|u_mem|rvalid~q ))) # (!\slave3|u_if|state.RDATA~q  & (\slave3|u_if|state.IDLE~q ))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave3|u_mem|rvalid~q ),
	.datad(\slave3|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector43~0 .lut_mask = 16'h0FAA;
defparam \slave3|u_if|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N6
cycloneive_lcell_comb \slave3|u_if|Selector47~0 (
// Equation(s):
// \slave3|u_if|Selector47~0_combout  = (\slave3|u_mem|rvalid~q  & \slave3|u_if|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_mem|rvalid~q ),
	.datad(\slave3|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector47~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N20
cycloneive_lcell_comb \slave3|u_if|Selector22~0 (
// Equation(s):
// \slave3|u_if|Selector22~0_combout  = (\slave3|u_if|state.WDATA_MEM~q ) # ((\slave3|u_if|mem_wvalid~q  & \slave3|u_if|state.IDLE~q ))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(gnd),
	.datac(\slave3|u_if|mem_wvalid~q ),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector22~0 .lut_mask = 16'hFAAA;
defparam \slave3|u_if|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N21
dffeas \slave3|u_if|mem_wvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wvalid .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N26
cycloneive_lcell_comb \slave3|u_mem|always0~0 (
// Equation(s):
// \slave3|u_mem|always0~0_combout  = (\slave3|u_if|mem_wen~q  & (!\slave3|u_if|mem_ren~q  & \slave3|u_if|mem_wvalid~q ))

	.dataa(gnd),
	.datab(\slave3|u_if|mem_wen~q ),
	.datac(\slave3|u_if|mem_ren~q ),
	.datad(\slave3|u_if|mem_wvalid~q ),
	.cin(gnd),
	.combout(\slave3|u_mem|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_mem|always0~0 .lut_mask = 16'h0C00;
defparam \slave3|u_mem|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N6
cycloneive_lcell_comb \slave3|u_if|Selector52~2 (
// Equation(s):
// \slave3|u_if|Selector52~2_combout  = (\bus_inst|addr_decoder|slave_addr [1] & (!\slave3|u_if|counter [3] & !\bus_inst|addr_decoder|slave_addr [0]))

	.dataa(\bus_inst|addr_decoder|slave_addr [1]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [3]),
	.datad(\bus_inst|addr_decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~2 .lut_mask = 16'h000A;
defparam \slave3|u_if|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N0
cycloneive_lcell_comb \slave3|u_if|Selector52~3 (
// Equation(s):
// \slave3|u_if|Selector52~3_combout  = (\bus_inst|addr_decoder|mvalid[2]~0_combout  & (\slave3|u_if|Equal0~0_combout  & (\bus_inst|mctrl_mux|dout[0]~0_combout  & \slave3|u_if|Selector52~2_combout )))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datab(\slave3|u_if|Equal0~0_combout ),
	.datac(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|Selector52~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~3 .lut_mask = 16'h8000;
defparam \slave3|u_if|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N24
cycloneive_lcell_comb \slave3|u_if|Selector57~1 (
// Equation(s):
// \slave3|u_if|Selector57~1_combout  = (\slave3|u_if|counter [2]) # ((\slave3|u_if|counter [1]) # ((\slave3|u_if|counter [0]) # (!\slave3|u_if|Selector52~3_combout )))

	.dataa(\slave3|u_if|counter [2]),
	.datab(\slave3|u_if|counter [1]),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector57~1 .lut_mask = 16'hFEFF;
defparam \slave3|u_if|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N30
cycloneive_lcell_comb \slave3|u_if|addr~3 (
// Equation(s):
// \slave3|u_if|addr~3_combout  = (!\slave3|u_if|counter [2] & (!\slave3|u_if|counter [0] & !\slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~3 .lut_mask = 16'h0005;
defparam \slave3|u_if|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N2
cycloneive_lcell_comb \slave3|u_if|Selector52~4 (
// Equation(s):
// \slave3|u_if|Selector52~4_combout  = (\bus_inst|wdata_mux|dout[0]~0_combout  & (\slave3|u_if|state.WDATA~q  & \slave3|u_if|Selector52~3_combout ))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave3|u_if|state.WDATA~q ),
	.datac(gnd),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~4 .lut_mask = 16'h8800;
defparam \slave3|u_if|Selector52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N16
cycloneive_lcell_comb \slave3|u_if|Selector52~6 (
// Equation(s):
// \slave3|u_if|Selector52~6_combout  = (\slave3|u_if|state.IDLE~q  & !\slave3|u_if|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~6 .lut_mask = 16'h00F0;
defparam \slave3|u_if|Selector52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N6
cycloneive_lcell_comb \slave3|u_if|Selector57~0 (
// Equation(s):
// \slave3|u_if|Selector57~0_combout  = (\slave3|u_if|addr~3_combout  & ((\slave3|u_if|Selector52~4_combout ) # ((\slave3|u_if|wdata [0] & \slave3|u_if|Selector52~6_combout )))) # (!\slave3|u_if|addr~3_combout  & (\slave3|u_if|wdata [0] & 
// ((\slave3|u_if|Selector52~6_combout ))))

	.dataa(\slave3|u_if|addr~3_combout ),
	.datab(\slave3|u_if|wdata [0]),
	.datac(\slave3|u_if|Selector52~4_combout ),
	.datad(\slave3|u_if|Selector52~6_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector57~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N26
cycloneive_lcell_comb \slave3|u_if|Selector57~2 (
// Equation(s):
// \slave3|u_if|Selector57~2_combout  = (\slave3|u_if|Selector57~0_combout ) # ((\slave3|u_if|state.WDATA~q  & (\slave3|u_if|Selector57~1_combout  & \slave3|u_if|wdata [0])))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|Selector57~1_combout ),
	.datac(\slave3|u_if|wdata [0]),
	.datad(\slave3|u_if|Selector57~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector57~2 .lut_mask = 16'hFF80;
defparam \slave3|u_if|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N27
dffeas \slave3|u_if|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector57~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[0] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N4
cycloneive_lcell_comb \slave3|u_if|Selector7~0 (
// Equation(s):
// \slave3|u_if|Selector7~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|wdata [0])) # (!\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|state.IDLE~q  & \slave3|u_if|mem_wdata [0]))))

	.dataa(\slave3|u_if|wdata [0]),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|mem_wdata [0]),
	.datad(\slave3|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector7~0 .lut_mask = 16'hAAC0;
defparam \slave3|u_if|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N5
dffeas \slave3|u_if|mem_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[0] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N26
cycloneive_lcell_comb \slave3|u_if|Selector69~0 (
// Equation(s):
// \slave3|u_if|Selector69~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [0]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector69~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N2
cycloneive_lcell_comb \slave3|u_if|addr~0 (
// Equation(s):
// \slave3|u_if|addr~0_combout  = (!\bus_inst|addr_decoder|slave_addr [0] & (\bus_inst|addr_decoder|slave_addr [1] & ((\slave3|u_if|state.ADDR~q ) # (!\slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\bus_inst|addr_decoder|slave_addr [0]),
	.datac(\slave3|u_if|state.ADDR~q ),
	.datad(\bus_inst|addr_decoder|slave_addr [1]),
	.cin(gnd),
	.combout(\slave3|u_if|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~0 .lut_mask = 16'h3100;
defparam \slave3|u_if|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N16
cycloneive_lcell_comb \slave3|u_if|addr~1 (
// Equation(s):
// \slave3|u_if|addr~1_combout  = (\bus_inst|addr_decoder|mvalid[2]~0_combout  & (\slave3|u_if|addr~0_combout  & (\bus_inst|mctrl_mux|dout[0]~0_combout  & \slave3|u_if|Equal0~0_combout )))

	.dataa(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datab(\slave3|u_if|addr~0_combout ),
	.datac(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~1 .lut_mask = 16'h8000;
defparam \slave3|u_if|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N6
cycloneive_lcell_comb \slave3|u_if|addr~2 (
// Equation(s):
// \slave3|u_if|addr~2_combout  = (!\slave3|u_if|counter [3] & \slave3|u_if|addr~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|counter [3]),
	.datad(\slave3|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~2 .lut_mask = 16'h0F00;
defparam \slave3|u_if|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N14
cycloneive_lcell_comb \slave3|u_if|Selector69~1 (
// Equation(s):
// \slave3|u_if|Selector69~1_combout  = (\slave3|u_if|addr~3_combout  & ((\slave3|u_if|addr~2_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave3|u_if|addr~2_combout  & ((\slave3|u_if|Selector69~0_combout ))))) # (!\slave3|u_if|addr~3_combout  & 
// (((\slave3|u_if|Selector69~0_combout ))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave3|u_if|Selector69~0_combout ),
	.datac(\slave3|u_if|addr~3_combout ),
	.datad(\slave3|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector69~1 .lut_mask = 16'hACCC;
defparam \slave3|u_if|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N15
dffeas \slave3|u_if|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector69~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[0] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N6
cycloneive_lcell_comb \slave3|u_if|Selector19~0 (
// Equation(s):
// \slave3|u_if|Selector19~0_combout  = (\slave3|u_if|addr [0] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [0] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [0] & (((\slave3|u_if|mem_addr [0] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [0]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [0]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector19~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N7
dffeas \slave3|u_if|mem_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[0] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N14
cycloneive_lcell_comb \slave3|u_if|Selector68~0 (
// Equation(s):
// \slave3|u_if|Selector68~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector68~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N8
cycloneive_lcell_comb \slave3|u_if|addr~4 (
// Equation(s):
// \slave3|u_if|addr~4_combout  = (!\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & !\slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~4 .lut_mask = 16'h0050;
defparam \slave3|u_if|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N16
cycloneive_lcell_comb \slave3|u_if|Selector68~1 (
// Equation(s):
// \slave3|u_if|Selector68~1_combout  = (\slave3|u_if|addr~4_combout  & ((\slave3|u_if|addr~2_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~2_combout  & (\slave3|u_if|Selector68~0_combout )))) # (!\slave3|u_if|addr~4_combout  & 
// (\slave3|u_if|Selector68~0_combout ))

	.dataa(\slave3|u_if|Selector68~0_combout ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave3|u_if|addr~4_combout ),
	.datad(\slave3|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector68~1 .lut_mask = 16'hCAAA;
defparam \slave3|u_if|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N17
dffeas \slave3|u_if|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[1] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N4
cycloneive_lcell_comb \slave3|u_if|Selector18~0 (
// Equation(s):
// \slave3|u_if|Selector18~0_combout  = (\slave3|u_if|mem_addr~0_combout  & ((\slave3|u_if|addr [1]) # ((\slave3|u_if|mem_addr [1] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|mem_addr~0_combout  & (((\slave3|u_if|mem_addr [1] & 
// \slave3|u_if|WideOr1~combout ))))

	.dataa(\slave3|u_if|mem_addr~0_combout ),
	.datab(\slave3|u_if|addr [1]),
	.datac(\slave3|u_if|mem_addr [1]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector18~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N5
dffeas \slave3|u_if|mem_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[1] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N0
cycloneive_lcell_comb \slave3|u_if|addr~5 (
// Equation(s):
// \slave3|u_if|addr~5_combout  = (!\slave3|u_if|counter [2] & (!\slave3|u_if|counter [0] & \slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~5 .lut_mask = 16'h0500;
defparam \slave3|u_if|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N12
cycloneive_lcell_comb \slave3|u_if|Selector67~0 (
// Equation(s):
// \slave3|u_if|Selector67~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [2]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector67~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N2
cycloneive_lcell_comb \slave3|u_if|Selector67~1 (
// Equation(s):
// \slave3|u_if|Selector67~1_combout  = (\slave3|u_if|addr~5_combout  & ((\slave3|u_if|addr~2_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~2_combout  & (\slave3|u_if|Selector67~0_combout )))) # (!\slave3|u_if|addr~5_combout  & 
// (\slave3|u_if|Selector67~0_combout ))

	.dataa(\slave3|u_if|addr~5_combout ),
	.datab(\slave3|u_if|Selector67~0_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector67~1 .lut_mask = 16'hE4CC;
defparam \slave3|u_if|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N3
dffeas \slave3|u_if|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector67~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[2] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N28
cycloneive_lcell_comb \slave3|u_if|Selector17~0 (
// Equation(s):
// \slave3|u_if|Selector17~0_combout  = (\slave3|u_if|addr [2] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [2] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [2] & (((\slave3|u_if|mem_addr [2] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [2]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [2]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector17~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N29
dffeas \slave3|u_if|mem_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[2] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N18
cycloneive_lcell_comb \slave3|u_if|Selector66~0 (
// Equation(s):
// \slave3|u_if|Selector66~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [3]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector66~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N20
cycloneive_lcell_comb \slave3|u_if|Selector66~1 (
// Equation(s):
// \slave3|u_if|Selector66~1_combout  = (\slave3|u_if|addr~2_combout  & ((\slave3|u_if|Equal0~1_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|Equal0~1_combout  & (\slave3|u_if|Selector66~0_combout )))) # 
// (!\slave3|u_if|addr~2_combout  & (\slave3|u_if|Selector66~0_combout ))

	.dataa(\slave3|u_if|addr~2_combout ),
	.datab(\slave3|u_if|Selector66~0_combout ),
	.datac(\slave3|u_if|Equal0~1_combout ),
	.datad(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector66~1 .lut_mask = 16'hEC4C;
defparam \slave3|u_if|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N21
dffeas \slave3|u_if|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector66~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[3] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N18
cycloneive_lcell_comb \slave3|u_if|Selector16~0 (
// Equation(s):
// \slave3|u_if|Selector16~0_combout  = (\slave3|u_if|addr [3] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [3] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [3] & (((\slave3|u_if|mem_addr [3] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [3]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [3]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector16~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N19
dffeas \slave3|u_if|mem_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[3] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N12
cycloneive_lcell_comb \slave3|u_if|addr~6 (
// Equation(s):
// \slave3|u_if|addr~6_combout  = (\slave3|u_if|counter [2] & !\slave3|u_if|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|counter [2]),
	.datad(\slave3|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave3|u_if|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~6 .lut_mask = 16'h00F0;
defparam \slave3|u_if|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N10
cycloneive_lcell_comb \slave3|u_if|addr~7 (
// Equation(s):
// \slave3|u_if|addr~7_combout  = (\slave3|u_if|addr~6_combout  & (!\slave3|u_if|counter [3] & (!\slave3|u_if|counter [1] & \slave3|u_if|addr~1_combout )))

	.dataa(\slave3|u_if|addr~6_combout ),
	.datab(\slave3|u_if|counter [3]),
	.datac(\slave3|u_if|counter [1]),
	.datad(\slave3|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~7 .lut_mask = 16'h0200;
defparam \slave3|u_if|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N18
cycloneive_lcell_comb \slave3|u_if|Selector65~0 (
// Equation(s):
// \slave3|u_if|Selector65~0_combout  = (\slave3|u_if|addr~7_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave3|u_if|addr~7_combout  & (\slave3|u_if|state.IDLE~q  & ((\slave3|u_if|addr [4]))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave3|u_if|addr [4]),
	.datad(\slave3|u_if|addr~7_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector65~0 .lut_mask = 16'hCCA0;
defparam \slave3|u_if|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N19
dffeas \slave3|u_if|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[4] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N4
cycloneive_lcell_comb \slave3|u_if|Selector15~0 (
// Equation(s):
// \slave3|u_if|Selector15~0_combout  = (\slave3|u_if|addr [4] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [4] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [4] & (((\slave3|u_if|mem_addr [4] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [4]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [4]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector15~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N5
dffeas \slave3|u_if|mem_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[4] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N0
cycloneive_lcell_comb \slave3|u_if|addr~8 (
// Equation(s):
// \slave3|u_if|addr~8_combout  = (\slave3|u_if|counter [0] & (!\slave3|u_if|counter [1] & (\slave3|u_if|counter [2] & \slave3|u_if|addr~2_combout )))

	.dataa(\slave3|u_if|counter [0]),
	.datab(\slave3|u_if|counter [1]),
	.datac(\slave3|u_if|counter [2]),
	.datad(\slave3|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~8 .lut_mask = 16'h2000;
defparam \slave3|u_if|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N4
cycloneive_lcell_comb \slave3|u_if|Selector64~0 (
// Equation(s):
// \slave3|u_if|Selector64~0_combout  = (\slave3|u_if|addr~8_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave3|u_if|addr~8_combout  & (\slave3|u_if|state.IDLE~q  & ((\slave3|u_if|addr [5]))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave3|u_if|addr [5]),
	.datad(\slave3|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector64~0 .lut_mask = 16'hCCA0;
defparam \slave3|u_if|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N5
dffeas \slave3|u_if|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[5] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N14
cycloneive_lcell_comb \slave3|u_if|Selector14~0 (
// Equation(s):
// \slave3|u_if|Selector14~0_combout  = (\slave3|u_if|addr [5] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [5] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [5] & (((\slave3|u_if|mem_addr [5] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [5]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [5]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector14~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N15
dffeas \slave3|u_if|mem_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[5] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N0
cycloneive_lcell_comb \slave3|u_if|addr~9 (
// Equation(s):
// \slave3|u_if|addr~9_combout  = (\slave3|u_if|addr~6_combout  & (!\slave3|u_if|counter [3] & (\slave3|u_if|counter [1] & \slave3|u_if|addr~1_combout )))

	.dataa(\slave3|u_if|addr~6_combout ),
	.datab(\slave3|u_if|counter [3]),
	.datac(\slave3|u_if|counter [1]),
	.datad(\slave3|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~9 .lut_mask = 16'h2000;
defparam \slave3|u_if|addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N8
cycloneive_lcell_comb \slave3|u_if|Selector63~0 (
// Equation(s):
// \slave3|u_if|Selector63~0_combout  = (\slave3|u_if|addr~9_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave3|u_if|addr~9_combout  & (((\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [6]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|addr [6]),
	.datad(\slave3|u_if|addr~9_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector63~0 .lut_mask = 16'hAAC0;
defparam \slave3|u_if|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N9
dffeas \slave3|u_if|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[6] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N8
cycloneive_lcell_comb \slave3|u_if|Selector13~0 (
// Equation(s):
// \slave3|u_if|Selector13~0_combout  = (\slave3|u_if|WideOr1~combout  & ((\slave3|u_if|mem_addr [6]) # ((\slave3|u_if|mem_addr~0_combout  & \slave3|u_if|addr [6])))) # (!\slave3|u_if|WideOr1~combout  & (\slave3|u_if|mem_addr~0_combout  & ((\slave3|u_if|addr 
// [6]))))

	.dataa(\slave3|u_if|WideOr1~combout ),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [6]),
	.datad(\slave3|u_if|addr [6]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector13~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N9
dffeas \slave3|u_if|mem_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[6] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N22
cycloneive_lcell_comb \slave3|u_if|Selector62~0 (
// Equation(s):
// \slave3|u_if|Selector62~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [7]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector62~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N26
cycloneive_lcell_comb \slave3|u_if|Selector62~1 (
// Equation(s):
// \slave3|u_if|Selector62~1_combout  = (\slave3|u_if|Equal2~0_combout  & ((\slave3|u_if|addr~2_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~2_combout  & (\slave3|u_if|Selector62~0_combout )))) # 
// (!\slave3|u_if|Equal2~0_combout  & (\slave3|u_if|Selector62~0_combout ))

	.dataa(\slave3|u_if|Equal2~0_combout ),
	.datab(\slave3|u_if|Selector62~0_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~2_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector62~1 .lut_mask = 16'hE4CC;
defparam \slave3|u_if|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N27
dffeas \slave3|u_if|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector62~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[7] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N26
cycloneive_lcell_comb \slave3|u_if|Selector12~0 (
// Equation(s):
// \slave3|u_if|Selector12~0_combout  = (\slave3|u_if|addr [7] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [7] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [7] & (((\slave3|u_if|mem_addr [7] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [7]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [7]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector12~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N27
dffeas \slave3|u_if|mem_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[7] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N10
cycloneive_lcell_comb \slave3|u_if|Selector61~0 (
// Equation(s):
// \slave3|u_if|Selector61~0_combout  = (\slave3|u_if|addr [8] & \slave3|u_if|state.IDLE~q )

	.dataa(\slave3|u_if|addr [8]),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3|u_if|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector61~0 .lut_mask = 16'hA0A0;
defparam \slave3|u_if|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N20
cycloneive_lcell_comb \slave3|u_if|addr~10 (
// Equation(s):
// \slave3|u_if|addr~10_combout  = (\slave3|u_if|counter [3] & \slave3|u_if|addr~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|counter [3]),
	.datad(\slave3|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|addr~10 .lut_mask = 16'hF000;
defparam \slave3|u_if|addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N22
cycloneive_lcell_comb \slave3|u_if|Selector61~1 (
// Equation(s):
// \slave3|u_if|Selector61~1_combout  = (\slave3|u_if|addr~3_combout  & ((\slave3|u_if|addr~10_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~10_combout  & (\slave3|u_if|Selector61~0_combout )))) # (!\slave3|u_if|addr~3_combout  
// & (\slave3|u_if|Selector61~0_combout ))

	.dataa(\slave3|u_if|Selector61~0_combout ),
	.datab(\slave3|u_if|addr~3_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~10_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector61~1 .lut_mask = 16'hE2AA;
defparam \slave3|u_if|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N23
dffeas \slave3|u_if|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector61~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[8] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N0
cycloneive_lcell_comb \slave3|u_if|Selector11~0 (
// Equation(s):
// \slave3|u_if|Selector11~0_combout  = (\slave3|u_if|addr [8] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [8] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [8] & (((\slave3|u_if|mem_addr [8] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [8]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [8]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector11~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N1
dffeas \slave3|u_if|mem_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[8] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N30
cycloneive_lcell_comb \slave3|u_if|Selector60~0 (
// Equation(s):
// \slave3|u_if|Selector60~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [9]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector60~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N16
cycloneive_lcell_comb \slave3|u_if|Selector60~1 (
// Equation(s):
// \slave3|u_if|Selector60~1_combout  = (\slave3|u_if|addr~10_combout  & ((\slave3|u_if|addr~4_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~4_combout  & (\slave3|u_if|Selector60~0_combout )))) # (!\slave3|u_if|addr~10_combout  
// & (\slave3|u_if|Selector60~0_combout ))

	.dataa(\slave3|u_if|Selector60~0_combout ),
	.datab(\slave3|u_if|addr~10_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~4_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector60~1 .lut_mask = 16'hE2AA;
defparam \slave3|u_if|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N17
dffeas \slave3|u_if|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector60~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[9] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N22
cycloneive_lcell_comb \slave3|u_if|Selector10~0 (
// Equation(s):
// \slave3|u_if|Selector10~0_combout  = (\slave3|u_if|addr [9] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [9] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [9] & (((\slave3|u_if|mem_addr [9] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [9]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [9]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector10~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N23
dffeas \slave3|u_if|mem_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[9] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N28
cycloneive_lcell_comb \slave3|u_if|Selector59~0 (
// Equation(s):
// \slave3|u_if|Selector59~0_combout  = (\slave3|u_if|addr [10] & \slave3|u_if|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3|u_if|addr [10]),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3|u_if|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector59~0 .lut_mask = 16'hC0C0;
defparam \slave3|u_if|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N14
cycloneive_lcell_comb \slave3|u_if|Selector59~1 (
// Equation(s):
// \slave3|u_if|Selector59~1_combout  = (\slave3|u_if|addr~5_combout  & ((\slave3|u_if|addr~10_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~10_combout  & (\slave3|u_if|Selector59~0_combout )))) # (!\slave3|u_if|addr~5_combout  
// & (\slave3|u_if|Selector59~0_combout ))

	.dataa(\slave3|u_if|addr~5_combout ),
	.datab(\slave3|u_if|Selector59~0_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~10_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector59~1 .lut_mask = 16'hE4CC;
defparam \slave3|u_if|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N15
dffeas \slave3|u_if|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector59~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[10] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N20
cycloneive_lcell_comb \slave3|u_if|Selector9~0 (
// Equation(s):
// \slave3|u_if|Selector9~0_combout  = (\slave3|u_if|addr [10] & ((\slave3|u_if|mem_addr~0_combout ) # ((\slave3|u_if|mem_addr [10] & \slave3|u_if|WideOr1~combout )))) # (!\slave3|u_if|addr [10] & (((\slave3|u_if|mem_addr [10] & \slave3|u_if|WideOr1~combout 
// ))))

	.dataa(\slave3|u_if|addr [10]),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [10]),
	.datad(\slave3|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector9~0 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N21
dffeas \slave3|u_if|mem_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[10] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N6
cycloneive_lcell_comb \slave3|u_if|Selector58~0 (
// Equation(s):
// \slave3|u_if|Selector58~0_combout  = (\slave3|u_if|state.IDLE~q  & \slave3|u_if|addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|addr [11]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector58~0 .lut_mask = 16'hF000;
defparam \slave3|u_if|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N24
cycloneive_lcell_comb \slave3|u_if|Selector58~1 (
// Equation(s):
// \slave3|u_if|Selector58~1_combout  = (\slave3|u_if|Equal0~1_combout  & ((\slave3|u_if|addr~10_combout  & ((\bus_inst|wdata_mux|dout[0]~0_combout ))) # (!\slave3|u_if|addr~10_combout  & (\slave3|u_if|Selector58~0_combout )))) # 
// (!\slave3|u_if|Equal0~1_combout  & (\slave3|u_if|Selector58~0_combout ))

	.dataa(\slave3|u_if|Selector58~0_combout ),
	.datab(\slave3|u_if|Equal0~1_combout ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave3|u_if|addr~10_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector58~1 .lut_mask = 16'hE2AA;
defparam \slave3|u_if|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N25
dffeas \slave3|u_if|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|addr[11] .is_wysiwyg = "true";
defparam \slave3|u_if|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N10
cycloneive_lcell_comb \slave3|u_if|Selector8~0 (
// Equation(s):
// \slave3|u_if|Selector8~0_combout  = (\slave3|u_if|WideOr1~combout  & ((\slave3|u_if|mem_addr [11]) # ((\slave3|u_if|mem_addr~0_combout  & \slave3|u_if|addr [11])))) # (!\slave3|u_if|WideOr1~combout  & (\slave3|u_if|mem_addr~0_combout  & 
// ((\slave3|u_if|addr [11]))))

	.dataa(\slave3|u_if|WideOr1~combout ),
	.datab(\slave3|u_if|mem_addr~0_combout ),
	.datac(\slave3|u_if|mem_addr [11]),
	.datad(\slave3|u_if|addr [11]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector8~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N11
dffeas \slave3|u_if|mem_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_addr[11] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N26
cycloneive_lcell_comb \slave3|u_if|Selector54~0 (
// Equation(s):
// \slave3|u_if|Selector54~0_combout  = (\slave3|u_if|state.WDATA~q  & (((!\slave3|u_if|Selector52~3_combout )) # (!\slave3|u_if|Equal0~1_combout ))) # (!\slave3|u_if|state.WDATA~q  & (((\slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|Equal0~1_combout ),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector54~0 .lut_mask = 16'h72FA;
defparam \slave3|u_if|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N14
cycloneive_lcell_comb \slave3|u_if|Selector54~1 (
// Equation(s):
// \slave3|u_if|Selector54~1_combout  = (\slave3|u_if|Selector54~0_combout  & ((\slave3|u_if|wdata [3]) # ((\slave3|u_if|Equal0~1_combout  & \slave3|u_if|Selector52~4_combout )))) # (!\slave3|u_if|Selector54~0_combout  & (\slave3|u_if|Equal0~1_combout  & 
// ((\slave3|u_if|Selector52~4_combout ))))

	.dataa(\slave3|u_if|Selector54~0_combout ),
	.datab(\slave3|u_if|Equal0~1_combout ),
	.datac(\slave3|u_if|wdata [3]),
	.datad(\slave3|u_if|Selector52~4_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector54~1 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N15
dffeas \slave3|u_if|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[3] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N18
cycloneive_lcell_comb \slave3|u_if|Selector4~0 (
// Equation(s):
// \slave3|u_if|Selector4~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [3])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [3])))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|state.WDATA_MEM~q ),
	.datac(\slave3|u_if|mem_wdata [3]),
	.datad(\slave3|u_if|wdata [3]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector4~0 .lut_mask = 16'hEC20;
defparam \slave3|u_if|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N19
dffeas \slave3|u_if|mem_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[3] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave3|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave3|u_mem|always0~0_combout ),
	.ena1(\slave3|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3|u_if|mem_wdata [3],\slave3|u_if|mem_wdata [0]}),
	.portaaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave3|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N22
cycloneive_lcell_comb \slave3|u_if|Selector46~0 (
// Equation(s):
// \slave3|u_if|Selector46~0_combout  = (\slave3|u_if|Selector43~0_combout  & ((\slave3|u_if|rdata [3]) # ((\slave3|u_if|Selector47~0_combout  & \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a3 )))) # (!\slave3|u_if|Selector43~0_combout  & 
// (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\slave3|u_if|Selector43~0_combout ),
	.datab(\slave3|u_if|Selector47~0_combout ),
	.datac(\slave3|u_if|rdata [3]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector46~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y63_N23
dffeas \slave3|u_if|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[3] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N0
cycloneive_lcell_comb \slave3|u_if|Selector49~0 (
// Equation(s):
// \slave3|u_if|Selector49~0_combout  = (\slave3|u_if|Selector43~0_combout  & ((\slave3|u_if|rdata [0]) # ((\slave3|u_if|Selector47~0_combout  & \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\slave3|u_if|Selector43~0_combout  & 
// (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\slave3|u_if|Selector43~0_combout ),
	.datab(\slave3|u_if|Selector47~0_combout ),
	.datac(\slave3|u_if|rdata [0]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector49~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y63_N1
dffeas \slave3|u_if|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[0] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N0
cycloneive_lcell_comb \slave3|u_if|Selector56~1 (
// Equation(s):
// \slave3|u_if|Selector56~1_combout  = (\slave3|u_if|state.WDATA~q  & (\slave3|u_if|wdata [1] & ((!\slave3|u_if|Selector52~3_combout ) # (!\slave3|u_if|addr~4_combout ))))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|wdata [1]),
	.datac(\slave3|u_if|addr~4_combout ),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector56~1 .lut_mask = 16'h0888;
defparam \slave3|u_if|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N2
cycloneive_lcell_comb \slave3|u_if|Selector56~0 (
// Equation(s):
// \slave3|u_if|Selector56~0_combout  = (!\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & (\slave3|u_if|Selector52~4_combout  & !\slave3|u_if|counter [1])))

	.dataa(\slave3|u_if|counter [2]),
	.datab(\slave3|u_if|counter [0]),
	.datac(\slave3|u_if|Selector52~4_combout ),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector56~0 .lut_mask = 16'h0040;
defparam \slave3|u_if|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N20
cycloneive_lcell_comb \slave3|u_if|Selector56~2 (
// Equation(s):
// \slave3|u_if|Selector56~2_combout  = (\slave3|u_if|Selector56~1_combout ) # ((\slave3|u_if|Selector56~0_combout ) # ((\slave3|u_if|Selector52~6_combout  & \slave3|u_if|wdata [1])))

	.dataa(\slave3|u_if|Selector52~6_combout ),
	.datab(\slave3|u_if|Selector56~1_combout ),
	.datac(\slave3|u_if|wdata [1]),
	.datad(\slave3|u_if|Selector56~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector56~2 .lut_mask = 16'hFFEC;
defparam \slave3|u_if|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N21
dffeas \slave3|u_if|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector56~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[1] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N22
cycloneive_lcell_comb \slave3|u_if|Selector6~0 (
// Equation(s):
// \slave3|u_if|Selector6~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [1])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [1])))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|mem_wdata [1]),
	.datad(\slave3|u_if|wdata [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector6~0 .lut_mask = 16'hEA40;
defparam \slave3|u_if|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N23
dffeas \slave3|u_if|mem_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[1] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N0
cycloneive_lcell_comb \slave3|u_if|Selector55~0 (
// Equation(s):
// \slave3|u_if|Selector55~0_combout  = (\slave3|u_if|state.WDATA~q  & (((!\slave3|u_if|Selector52~3_combout )) # (!\slave3|u_if|addr~5_combout ))) # (!\slave3|u_if|state.WDATA~q  & (((\slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|addr~5_combout ),
	.datab(\slave3|u_if|state.WDATA~q ),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector55~0 .lut_mask = 16'h74FC;
defparam \slave3|u_if|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y66_N20
cycloneive_lcell_comb \slave3|u_if|Selector55~1 (
// Equation(s):
// \slave3|u_if|Selector55~1_combout  = (\slave3|u_if|addr~5_combout  & ((\slave3|u_if|Selector52~4_combout ) # ((\slave3|u_if|wdata [2] & \slave3|u_if|Selector55~0_combout )))) # (!\slave3|u_if|addr~5_combout  & (((\slave3|u_if|wdata [2] & 
// \slave3|u_if|Selector55~0_combout ))))

	.dataa(\slave3|u_if|addr~5_combout ),
	.datab(\slave3|u_if|Selector52~4_combout ),
	.datac(\slave3|u_if|wdata [2]),
	.datad(\slave3|u_if|Selector55~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector55~1 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y66_N21
dffeas \slave3|u_if|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[2] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y66_N12
cycloneive_lcell_comb \slave3|u_if|Selector5~0 (
// Equation(s):
// \slave3|u_if|Selector5~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [2])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [2])))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|state.WDATA_MEM~q ),
	.datac(\slave3|u_if|mem_wdata [2]),
	.datad(\slave3|u_if|wdata [2]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector5~0 .lut_mask = 16'hEC20;
defparam \slave3|u_if|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y66_N13
dffeas \slave3|u_if|mem_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[2] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave3|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave3|u_mem|always0~0_combout ),
	.ena1(\slave3|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3|u_if|mem_wdata [2],\slave3|u_if|mem_wdata [1]}),
	.portaaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave3|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N12
cycloneive_lcell_comb \slave3|u_if|Selector48~0 (
// Equation(s):
// \slave3|u_if|Selector48~0_combout  = (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\slave3|u_if|Selector43~0_combout  & \slave3|u_if|rdata [1])))) # (!\slave3|u_if|Selector47~0_combout  & 
// (\slave3|u_if|Selector43~0_combout  & (\slave3|u_if|rdata [1])))

	.dataa(\slave3|u_if|Selector47~0_combout ),
	.datab(\slave3|u_if|Selector43~0_combout ),
	.datac(\slave3|u_if|rdata [1]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector48~0 .lut_mask = 16'hEAC0;
defparam \slave3|u_if|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N13
dffeas \slave3|u_if|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[1] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N22
cycloneive_lcell_comb \slave3|u_if|Mux0~2 (
// Equation(s):
// \slave3|u_if|Mux0~2_combout  = (\slave3|u_if|counter [1] & (((\slave3|u_if|counter [0])))) # (!\slave3|u_if|counter [1] & ((\slave3|u_if|counter [0] & ((\slave3|u_if|rdata [1]))) # (!\slave3|u_if|counter [0] & (\slave3|u_if|rdata [0]))))

	.dataa(\slave3|u_if|counter [1]),
	.datab(\slave3|u_if|rdata [0]),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|rdata [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Mux0~2 .lut_mask = 16'hF4A4;
defparam \slave3|u_if|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N4
cycloneive_lcell_comb \slave3|u_if|Selector47~1 (
// Equation(s):
// \slave3|u_if|Selector47~1_combout  = (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ) # ((\slave3|u_if|Selector43~0_combout  & \slave3|u_if|rdata [2])))) # (!\slave3|u_if|Selector47~0_combout  & 
// (\slave3|u_if|Selector43~0_combout  & (\slave3|u_if|rdata [2])))

	.dataa(\slave3|u_if|Selector47~0_combout ),
	.datab(\slave3|u_if|Selector43~0_combout ),
	.datac(\slave3|u_if|rdata [2]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector47~1 .lut_mask = 16'hEAC0;
defparam \slave3|u_if|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N5
dffeas \slave3|u_if|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[2] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N8
cycloneive_lcell_comb \slave3|u_if|Mux0~3 (
// Equation(s):
// \slave3|u_if|Mux0~3_combout  = (\slave3|u_if|counter [1] & ((\slave3|u_if|Mux0~2_combout  & (\slave3|u_if|rdata [3])) # (!\slave3|u_if|Mux0~2_combout  & ((\slave3|u_if|rdata [2]))))) # (!\slave3|u_if|counter [1] & (((\slave3|u_if|Mux0~2_combout ))))

	.dataa(\slave3|u_if|counter [1]),
	.datab(\slave3|u_if|rdata [3]),
	.datac(\slave3|u_if|Mux0~2_combout ),
	.datad(\slave3|u_if|rdata [2]),
	.cin(gnd),
	.combout(\slave3|u_if|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Mux0~3 .lut_mask = 16'hDAD0;
defparam \slave3|u_if|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N28
cycloneive_lcell_comb \slave3|u_if|Selector53~5 (
// Equation(s):
// \slave3|u_if|Selector53~5_combout  = (\slave3|u_if|counter [2] & (!\slave3|u_if|counter [0] & !\slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector53~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector53~5 .lut_mask = 16'h000A;
defparam \slave3|u_if|Selector53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N10
cycloneive_lcell_comb \slave3|u_if|Selector53~6 (
// Equation(s):
// \slave3|u_if|Selector53~6_combout  = (\slave3|u_if|state.WDATA~q  & (((!\slave3|u_if|Selector53~5_combout ) # (!\slave3|u_if|Selector52~3_combout )))) # (!\slave3|u_if|state.WDATA~q  & (\slave3|u_if|state.IDLE~q ))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|state.WDATA~q ),
	.datac(\slave3|u_if|Selector52~3_combout ),
	.datad(\slave3|u_if|Selector53~5_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector53~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector53~6 .lut_mask = 16'h2EEE;
defparam \slave3|u_if|Selector53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N16
cycloneive_lcell_comb \slave3|u_if|Selector53~4 (
// Equation(s):
// \slave3|u_if|Selector53~4_combout  = (\slave3|u_if|Selector53~6_combout  & ((\slave3|u_if|wdata [4]) # ((\slave3|u_if|Selector53~5_combout  & \slave3|u_if|Selector52~4_combout )))) # (!\slave3|u_if|Selector53~6_combout  & 
// (\slave3|u_if|Selector53~5_combout  & ((\slave3|u_if|Selector52~4_combout ))))

	.dataa(\slave3|u_if|Selector53~6_combout ),
	.datab(\slave3|u_if|Selector53~5_combout ),
	.datac(\slave3|u_if|wdata [4]),
	.datad(\slave3|u_if|Selector52~4_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector53~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector53~4 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N17
dffeas \slave3|u_if|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[4] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N30
cycloneive_lcell_comb \slave3|u_if|Selector3~0 (
// Equation(s):
// \slave3|u_if|Selector3~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [4])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [4])))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|mem_wdata [4]),
	.datad(\slave3|u_if|wdata [4]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector3~0 .lut_mask = 16'hEA40;
defparam \slave3|u_if|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N31
dffeas \slave3|u_if|mem_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[4] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N12
cycloneive_lcell_comb \slave3|u_if|Selector50~1 (
// Equation(s):
// \slave3|u_if|Selector50~1_combout  = (\slave3|u_if|state.WDATA~q  & (\slave3|u_if|wdata [7] & ((!\slave3|u_if|Selector52~3_combout ) # (!\slave3|u_if|Equal2~0_combout ))))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|wdata [7]),
	.datac(\slave3|u_if|Equal2~0_combout ),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector50~1 .lut_mask = 16'h0888;
defparam \slave3|u_if|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N10
cycloneive_lcell_comb \slave3|u_if|Selector50~0 (
// Equation(s):
// \slave3|u_if|Selector50~0_combout  = (\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & (\slave3|u_if|Selector52~4_combout  & \slave3|u_if|counter [1])))

	.dataa(\slave3|u_if|counter [2]),
	.datab(\slave3|u_if|counter [0]),
	.datac(\slave3|u_if|Selector52~4_combout ),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector50~0 .lut_mask = 16'h8000;
defparam \slave3|u_if|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N18
cycloneive_lcell_comb \slave3|u_if|Selector50~2 (
// Equation(s):
// \slave3|u_if|Selector50~2_combout  = (\slave3|u_if|Selector50~1_combout ) # ((\slave3|u_if|Selector50~0_combout ) # ((\slave3|u_if|Selector52~6_combout  & \slave3|u_if|wdata [7])))

	.dataa(\slave3|u_if|Selector50~1_combout ),
	.datab(\slave3|u_if|Selector52~6_combout ),
	.datac(\slave3|u_if|wdata [7]),
	.datad(\slave3|u_if|Selector50~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector50~2 .lut_mask = 16'hFFEA;
defparam \slave3|u_if|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N19
dffeas \slave3|u_if|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector50~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[7] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N28
cycloneive_lcell_comb \slave3|u_if|Selector0~0 (
// Equation(s):
// \slave3|u_if|Selector0~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [7])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [7])))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|mem_wdata [7]),
	.datad(\slave3|u_if|wdata [7]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector0~0 .lut_mask = 16'hEA40;
defparam \slave3|u_if|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N29
dffeas \slave3|u_if|mem_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[7] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave3|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave3|u_mem|always0~0_combout ),
	.ena1(\slave3|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3|u_if|mem_wdata [7],\slave3|u_if|mem_wdata [4]}),
	.portaaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave3|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N12
cycloneive_lcell_comb \slave3|u_if|Selector42~0 (
// Equation(s):
// \slave3|u_if|Selector42~0_combout  = (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ) # ((\slave3|u_if|Selector43~0_combout  & \slave3|u_if|rdata [7])))) # (!\slave3|u_if|Selector47~0_combout  & 
// (\slave3|u_if|Selector43~0_combout  & (\slave3|u_if|rdata [7])))

	.dataa(\slave3|u_if|Selector47~0_combout ),
	.datab(\slave3|u_if|Selector43~0_combout ),
	.datac(\slave3|u_if|rdata [7]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector42~0 .lut_mask = 16'hEAC0;
defparam \slave3|u_if|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N13
dffeas \slave3|u_if|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[7] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N24
cycloneive_lcell_comb \slave3|u_if|Selector52~5 (
// Equation(s):
// \slave3|u_if|Selector52~5_combout  = (\slave3|u_if|counter [2] & (\slave3|u_if|counter [0] & !\slave3|u_if|counter [1]))

	.dataa(\slave3|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~5 .lut_mask = 16'h00A0;
defparam \slave3|u_if|Selector52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N28
cycloneive_lcell_comb \slave3|u_if|Selector52~8 (
// Equation(s):
// \slave3|u_if|Selector52~8_combout  = (\slave3|u_if|state.WDATA~q  & (((!\slave3|u_if|Selector52~3_combout )) # (!\slave3|u_if|Selector52~5_combout ))) # (!\slave3|u_if|state.WDATA~q  & (((\slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.WDATA~q ),
	.datab(\slave3|u_if|Selector52~5_combout ),
	.datac(\slave3|u_if|state.IDLE~q ),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~8 .lut_mask = 16'h72FA;
defparam \slave3|u_if|Selector52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N8
cycloneive_lcell_comb \slave3|u_if|Selector52~7 (
// Equation(s):
// \slave3|u_if|Selector52~7_combout  = (\slave3|u_if|Selector52~4_combout  & ((\slave3|u_if|Selector52~5_combout ) # ((\slave3|u_if|wdata [5] & \slave3|u_if|Selector52~8_combout )))) # (!\slave3|u_if|Selector52~4_combout  & (((\slave3|u_if|wdata [5] & 
// \slave3|u_if|Selector52~8_combout ))))

	.dataa(\slave3|u_if|Selector52~4_combout ),
	.datab(\slave3|u_if|Selector52~5_combout ),
	.datac(\slave3|u_if|wdata [5]),
	.datad(\slave3|u_if|Selector52~8_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector52~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector52~7 .lut_mask = 16'hF888;
defparam \slave3|u_if|Selector52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N9
dffeas \slave3|u_if|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector52~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[5] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y65_N2
cycloneive_lcell_comb \slave3|u_if|Selector2~0 (
// Equation(s):
// \slave3|u_if|Selector2~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|wdata [5])) # (!\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|mem_wdata [5] & \slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(\slave3|u_if|wdata [5]),
	.datac(\slave3|u_if|mem_wdata [5]),
	.datad(\slave3|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector2~0 .lut_mask = 16'hD888;
defparam \slave3|u_if|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y65_N3
dffeas \slave3|u_if|mem_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[5] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N30
cycloneive_lcell_comb \slave3|u_if|Selector51~2 (
// Equation(s):
// \slave3|u_if|Selector51~2_combout  = (\slave3|u_if|counter [0]) # (((!\slave3|u_if|Selector52~3_combout ) # (!\slave3|u_if|counter [1])) # (!\slave3|u_if|counter [2]))

	.dataa(\slave3|u_if|counter [0]),
	.datab(\slave3|u_if|counter [2]),
	.datac(\slave3|u_if|counter [1]),
	.datad(\slave3|u_if|Selector52~3_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector51~2 .lut_mask = 16'hBFFF;
defparam \slave3|u_if|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N22
cycloneive_lcell_comb \slave3|u_if|Selector51~4 (
// Equation(s):
// \slave3|u_if|Selector51~4_combout  = (\slave3|u_if|wdata [6] & ((\slave3|u_if|state.WDATA~q  & ((\slave3|u_if|Selector51~2_combout ))) # (!\slave3|u_if|state.WDATA~q  & (\slave3|u_if|state.IDLE~q ))))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|wdata [6]),
	.datac(\slave3|u_if|Selector51~2_combout ),
	.datad(\slave3|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector51~4 .lut_mask = 16'hC088;
defparam \slave3|u_if|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y65_N24
cycloneive_lcell_comb \slave3|u_if|Selector51~3 (
// Equation(s):
// \slave3|u_if|Selector51~3_combout  = (\slave3|u_if|Selector51~4_combout ) # ((\slave3|u_if|addr~6_combout  & (\slave3|u_if|counter [1] & \slave3|u_if|Selector52~4_combout )))

	.dataa(\slave3|u_if|addr~6_combout ),
	.datab(\slave3|u_if|counter [1]),
	.datac(\slave3|u_if|Selector51~4_combout ),
	.datad(\slave3|u_if|Selector52~4_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector51~3 .lut_mask = 16'hF8F0;
defparam \slave3|u_if|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y65_N25
dffeas \slave3|u_if|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector51~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|wdata[6] .is_wysiwyg = "true";
defparam \slave3|u_if|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N2
cycloneive_lcell_comb \slave3|u_if|Selector1~0 (
// Equation(s):
// \slave3|u_if|Selector1~0_combout  = (\slave3|u_if|state.WDATA_MEM~q  & (((\slave3|u_if|wdata [6])))) # (!\slave3|u_if|state.WDATA_MEM~q  & (\slave3|u_if|state.IDLE~q  & (\slave3|u_if|mem_wdata [6])))

	.dataa(\slave3|u_if|state.WDATA_MEM~q ),
	.datab(\slave3|u_if|state.IDLE~q ),
	.datac(\slave3|u_if|mem_wdata [6]),
	.datad(\slave3|u_if|wdata [6]),
	.cin(gnd),
	.combout(\slave3|u_if|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector1~0 .lut_mask = 16'hEA40;
defparam \slave3|u_if|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y65_N3
dffeas \slave3|u_if|mem_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|mem_wdata[6] .is_wysiwyg = "true";
defparam \slave3|u_if|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave3|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave3|u_mem|always0~0_combout ),
	.ena1(\slave3|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3|u_if|mem_wdata [6],\slave3|u_if|mem_wdata [5]}),
	.portaaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3|u_if|mem_addr [11],\slave3|u_if|mem_addr [10],\slave3|u_if|mem_addr [9],\slave3|u_if|mem_addr [8],\slave3|u_if|mem_addr [7],\slave3|u_if|mem_addr [6],\slave3|u_if|mem_addr [5],\slave3|u_if|mem_addr [4],\slave3|u_if|mem_addr [3],\slave3|u_if|mem_addr [2],\slave3|u_if|mem_addr [1],
\slave3|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave3|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N0
cycloneive_lcell_comb \slave3|u_if|Selector44~0 (
// Equation(s):
// \slave3|u_if|Selector44~0_combout  = (\slave3|u_if|Selector43~0_combout  & ((\slave3|u_if|rdata [5]) # ((\slave3|u_if|Selector47~0_combout  & \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\slave3|u_if|Selector43~0_combout  & 
// (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\slave3|u_if|Selector43~0_combout ),
	.datab(\slave3|u_if|Selector47~0_combout ),
	.datac(\slave3|u_if|rdata [5]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector44~0 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N1
dffeas \slave3|u_if|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[5] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N10
cycloneive_lcell_comb \slave3|u_if|Selector45~0 (
// Equation(s):
// \slave3|u_if|Selector45~0_combout  = (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ) # ((\slave3|u_if|Selector43~0_combout  & \slave3|u_if|rdata [4])))) # (!\slave3|u_if|Selector47~0_combout  & 
// (\slave3|u_if|Selector43~0_combout  & (\slave3|u_if|rdata [4])))

	.dataa(\slave3|u_if|Selector47~0_combout ),
	.datab(\slave3|u_if|Selector43~0_combout ),
	.datac(\slave3|u_if|rdata [4]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector45~0 .lut_mask = 16'hEAC0;
defparam \slave3|u_if|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N11
dffeas \slave3|u_if|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[4] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N22
cycloneive_lcell_comb \slave3|u_if|Selector43~1 (
// Equation(s):
// \slave3|u_if|Selector43~1_combout  = (\slave3|u_if|Selector43~0_combout  & ((\slave3|u_if|rdata [6]) # ((\slave3|u_if|Selector47~0_combout  & \slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a6 )))) # (!\slave3|u_if|Selector43~0_combout  & 
// (\slave3|u_if|Selector47~0_combout  & ((\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\slave3|u_if|Selector43~0_combout ),
	.datab(\slave3|u_if|Selector47~0_combout ),
	.datac(\slave3|u_if|rdata [6]),
	.datad(\slave3|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector43~1 .lut_mask = 16'hECA0;
defparam \slave3|u_if|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N23
dffeas \slave3|u_if|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|rdata[6] .is_wysiwyg = "true";
defparam \slave3|u_if|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N2
cycloneive_lcell_comb \slave3|u_if|Mux0~0 (
// Equation(s):
// \slave3|u_if|Mux0~0_combout  = (\slave3|u_if|counter [0] & (((\slave3|u_if|counter [1])))) # (!\slave3|u_if|counter [0] & ((\slave3|u_if|counter [1] & ((\slave3|u_if|rdata [6]))) # (!\slave3|u_if|counter [1] & (\slave3|u_if|rdata [4]))))

	.dataa(\slave3|u_if|rdata [4]),
	.datab(\slave3|u_if|rdata [6]),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave3|u_if|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Mux0~0 .lut_mask = 16'hFC0A;
defparam \slave3|u_if|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N28
cycloneive_lcell_comb \slave3|u_if|Mux0~1 (
// Equation(s):
// \slave3|u_if|Mux0~1_combout  = (\slave3|u_if|counter [0] & ((\slave3|u_if|Mux0~0_combout  & (\slave3|u_if|rdata [7])) # (!\slave3|u_if|Mux0~0_combout  & ((\slave3|u_if|rdata [5]))))) # (!\slave3|u_if|counter [0] & (((\slave3|u_if|Mux0~0_combout ))))

	.dataa(\slave3|u_if|rdata [7]),
	.datab(\slave3|u_if|rdata [5]),
	.datac(\slave3|u_if|counter [0]),
	.datad(\slave3|u_if|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Mux0~1 .lut_mask = 16'hAFC0;
defparam \slave3|u_if|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N18
cycloneive_lcell_comb \slave3|u_if|Selector23~0 (
// Equation(s):
// \slave3|u_if|Selector23~0_combout  = (\slave3|u_if|state.RDATA_BUS~q  & ((\slave3|u_if|counter [2] & ((\slave3|u_if|Mux0~1_combout ))) # (!\slave3|u_if|counter [2] & (\slave3|u_if|Mux0~3_combout ))))

	.dataa(\slave3|u_if|counter [2]),
	.datab(\slave3|u_if|state.RDATA_BUS~q ),
	.datac(\slave3|u_if|Mux0~3_combout ),
	.datad(\slave3|u_if|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector23~0 .lut_mask = 16'hC840;
defparam \slave3|u_if|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N0
cycloneive_lcell_comb \slave3|u_if|Selector23~1 (
// Equation(s):
// \slave3|u_if|Selector23~1_combout  = (\slave3|u_if|Selector23~0_combout ) # ((\slave3|u_if|state.IDLE~q  & (!\slave3|u_if|state.RDATA_BUS~q  & \slave3|u_if|brdata~q )))

	.dataa(\slave3|u_if|state.IDLE~q ),
	.datab(\slave3|u_if|state.RDATA_BUS~q ),
	.datac(\slave3|u_if|brdata~q ),
	.datad(\slave3|u_if|Selector23~0_combout ),
	.cin(gnd),
	.combout(\slave3|u_if|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3|u_if|Selector23~1 .lut_mask = 16'hFF20;
defparam \slave3|u_if|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N1
dffeas \slave3|u_if|brdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave3|u_if|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3|u_if|brdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3|u_if|brdata .is_wysiwyg = "true";
defparam \slave3|u_if|brdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N16
cycloneive_lcell_comb \slave1|u_if|Selector34~0 (
// Equation(s):
// \slave1|u_if|Selector34~0_combout  = (\slave1|u_if|state.RDATA~q  & ((!\slave1|u_mem|rvalid~q ))) # (!\slave1|u_if|state.RDATA~q  & (\slave1|u_if|state.IDLE~q ))

	.dataa(gnd),
	.datab(\slave1|u_if|state.IDLE~q ),
	.datac(\slave1|u_mem|rvalid~q ),
	.datad(\slave1|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector34~0 .lut_mask = 16'h0FCC;
defparam \slave1|u_if|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N10
cycloneive_lcell_comb \slave1|u_if|Selector65~2 (
// Equation(s):
// \slave1|u_if|Selector65~2_combout  = (\slave1|u_mem|rvalid~q  & \slave1|u_if|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1|u_mem|rvalid~q ),
	.datad(\slave1|u_if|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector65~2 .lut_mask = 16'hF000;
defparam \slave1|u_if|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave1|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave1|u_mem|always0~0_combout ),
	.ena1(\slave1|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1|u_if|mem_wdata [3],\slave1|u_if|mem_wdata [0]}),
	.portaaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave1|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N30
cycloneive_lcell_comb \slave1|u_if|Selector37~0 (
// Equation(s):
// \slave1|u_if|Selector37~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [3]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a3 )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [3]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector37~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N31
dffeas \slave1|u_if|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[3] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave1|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave1|u_mem|always0~0_combout ),
	.ena1(\slave1|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1|u_if|mem_wdata [2],\slave1|u_if|mem_wdata [1]}),
	.portaaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave1|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N18
cycloneive_lcell_comb \slave1|u_if|Selector38~0 (
// Equation(s):
// \slave1|u_if|Selector38~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [2]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a2 )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [2]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector38~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N19
dffeas \slave1|u_if|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[2] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N12
cycloneive_lcell_comb \slave1|u_if|Selector40~0 (
// Equation(s):
// \slave1|u_if|Selector40~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [0]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [0]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector40~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N13
dffeas \slave1|u_if|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[0] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N16
cycloneive_lcell_comb \slave1|u_if|Selector39~0 (
// Equation(s):
// \slave1|u_if|Selector39~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [1]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [1]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector39~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N17
dffeas \slave1|u_if|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[1] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N8
cycloneive_lcell_comb \slave1|u_if|Mux0~2 (
// Equation(s):
// \slave1|u_if|Mux0~2_combout  = (\slave1|u_if|counter [0] & (((\slave1|u_if|rdata [1]) # (\slave1|u_if|counter [1])))) # (!\slave1|u_if|counter [0] & (\slave1|u_if|rdata [0] & ((!\slave1|u_if|counter [1]))))

	.dataa(\slave1|u_if|rdata [0]),
	.datab(\slave1|u_if|rdata [1]),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Mux0~2 .lut_mask = 16'hF0CA;
defparam \slave1|u_if|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N10
cycloneive_lcell_comb \slave1|u_if|Mux0~3 (
// Equation(s):
// \slave1|u_if|Mux0~3_combout  = (\slave1|u_if|Mux0~2_combout  & ((\slave1|u_if|rdata [3]) # ((!\slave1|u_if|counter [1])))) # (!\slave1|u_if|Mux0~2_combout  & (((\slave1|u_if|rdata [2] & \slave1|u_if|counter [1]))))

	.dataa(\slave1|u_if|rdata [3]),
	.datab(\slave1|u_if|rdata [2]),
	.datac(\slave1|u_if|Mux0~2_combout ),
	.datad(\slave1|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave1|u_if|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Mux0~3 .lut_mask = 16'hACF0;
defparam \slave1|u_if|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave1|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave1|u_mem|always0~0_combout ),
	.ena1(\slave1|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1|u_if|mem_wdata [7],\slave1|u_if|mem_wdata [4]}),
	.portaaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave1|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N14
cycloneive_lcell_comb \slave1|u_if|Selector33~0 (
// Equation(s):
// \slave1|u_if|Selector33~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [7]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a7 )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [7]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector33~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N15
dffeas \slave1|u_if|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[7] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N12
cycloneive_lcell_comb \slave1|u_if|Selector36~0 (
// Equation(s):
// \slave1|u_if|Selector36~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [4]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [4]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector36~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N13
dffeas \slave1|u_if|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[4] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave1|u_mem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave1|u_mem|always0~0_combout ),
	.ena1(\slave1|u_mem|always0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1|u_if|mem_wdata [6],\slave1|u_if|mem_wdata [5]}),
	.portaaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave1|u_if|mem_addr [11],\slave1|u_if|mem_addr [10],\slave1|u_if|mem_addr [9],\slave1|u_if|mem_addr [8],\slave1|u_if|mem_addr [7],\slave1|u_if|mem_addr [6],\slave1|u_if|mem_addr [5],\slave1|u_if|mem_addr [4],\slave1|u_if|mem_addr [3],\slave1|u_if|mem_addr [2],\slave1|u_if|mem_addr [1],
\slave1|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave1|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N6
cycloneive_lcell_comb \slave1|u_if|Selector34~1 (
// Equation(s):
// \slave1|u_if|Selector34~1_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [6]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a6 )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [6]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector34~1 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N7
dffeas \slave1|u_if|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[6] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N4
cycloneive_lcell_comb \slave1|u_if|Mux0~0 (
// Equation(s):
// \slave1|u_if|Mux0~0_combout  = (\slave1|u_if|counter [1] & (((\slave1|u_if|counter [0]) # (\slave1|u_if|rdata [6])))) # (!\slave1|u_if|counter [1] & (\slave1|u_if|rdata [4] & (!\slave1|u_if|counter [0])))

	.dataa(\slave1|u_if|rdata [4]),
	.datab(\slave1|u_if|counter [1]),
	.datac(\slave1|u_if|counter [0]),
	.datad(\slave1|u_if|rdata [6]),
	.cin(gnd),
	.combout(\slave1|u_if|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Mux0~0 .lut_mask = 16'hCEC2;
defparam \slave1|u_if|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N16
cycloneive_lcell_comb \slave1|u_if|Selector35~0 (
// Equation(s):
// \slave1|u_if|Selector35~0_combout  = (\slave1|u_if|Selector34~0_combout  & ((\slave1|u_if|rdata [5]) # ((\slave1|u_if|Selector65~2_combout  & \slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\slave1|u_if|Selector34~0_combout  & 
// (\slave1|u_if|Selector65~2_combout  & ((\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\slave1|u_if|Selector34~0_combout ),
	.datab(\slave1|u_if|Selector65~2_combout ),
	.datac(\slave1|u_if|rdata [5]),
	.datad(\slave1|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector35~0 .lut_mask = 16'hECA0;
defparam \slave1|u_if|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N17
dffeas \slave1|u_if|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|rdata[5] .is_wysiwyg = "true";
defparam \slave1|u_if|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N26
cycloneive_lcell_comb \slave1|u_if|Mux0~1 (
// Equation(s):
// \slave1|u_if|Mux0~1_combout  = (\slave1|u_if|counter [0] & ((\slave1|u_if|Mux0~0_combout  & (\slave1|u_if|rdata [7])) # (!\slave1|u_if|Mux0~0_combout  & ((\slave1|u_if|rdata [5]))))) # (!\slave1|u_if|counter [0] & (((\slave1|u_if|Mux0~0_combout ))))

	.dataa(\slave1|u_if|rdata [7]),
	.datab(\slave1|u_if|counter [0]),
	.datac(\slave1|u_if|Mux0~0_combout ),
	.datad(\slave1|u_if|rdata [5]),
	.cin(gnd),
	.combout(\slave1|u_if|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Mux0~1 .lut_mask = 16'hBCB0;
defparam \slave1|u_if|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N28
cycloneive_lcell_comb \slave1|u_if|Selector23~0 (
// Equation(s):
// \slave1|u_if|Selector23~0_combout  = (\slave1|u_if|state.RDATA_BUS~q  & ((\slave1|u_if|counter [2] & ((\slave1|u_if|Mux0~1_combout ))) # (!\slave1|u_if|counter [2] & (\slave1|u_if|Mux0~3_combout ))))

	.dataa(\slave1|u_if|Mux0~3_combout ),
	.datab(\slave1|u_if|state.RDATA_BUS~q ),
	.datac(\slave1|u_if|Mux0~1_combout ),
	.datad(\slave1|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave1|u_if|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector23~0 .lut_mask = 16'hC088;
defparam \slave1|u_if|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N12
cycloneive_lcell_comb \slave1|u_if|Selector23~1 (
// Equation(s):
// \slave1|u_if|Selector23~1_combout  = (\slave1|u_if|Selector23~0_combout ) # ((\slave1|u_if|state.IDLE~q  & (!\slave1|u_if|state.RDATA_BUS~q  & \slave1|u_if|brdata~q )))

	.dataa(\slave1|u_if|state.IDLE~q ),
	.datab(\slave1|u_if|state.RDATA_BUS~q ),
	.datac(\slave1|u_if|brdata~q ),
	.datad(\slave1|u_if|Selector23~0_combout ),
	.cin(gnd),
	.combout(\slave1|u_if|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1|u_if|Selector23~1 .lut_mask = 16'hFF20;
defparam \slave1|u_if|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N13
dffeas \slave1|u_if|brdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave1|u_if|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1|u_if|brdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1|u_if|brdata .is_wysiwyg = "true";
defparam \slave1|u_if|brdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N30
cycloneive_lcell_comb \slave2|u_if|Selector34~0 (
// Equation(s):
// \slave2|u_if|Selector34~0_combout  = (\slave2|u_if|state.RDATA~q  & ((!\slave2|u_mem|rvalid~q ))) # (!\slave2|u_if|state.RDATA~q  & (\slave2|u_if|state.IDLE~q ))

	.dataa(\slave2|u_if|state.RDATA~q ),
	.datab(gnd),
	.datac(\slave2|u_if|state.IDLE~q ),
	.datad(\slave2|u_mem|rvalid~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector34~0 .lut_mask = 16'h50FA;
defparam \slave2|u_if|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N0
cycloneive_lcell_comb \slave2|u_if|Selector65~2 (
// Equation(s):
// \slave2|u_if|Selector65~2_combout  = (\slave2|u_if|state.RDATA~q  & \slave2|u_mem|rvalid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|state.RDATA~q ),
	.datad(\slave2|u_mem|rvalid~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector65~2 .lut_mask = 16'hF000;
defparam \slave2|u_if|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N14
cycloneive_lcell_comb \slave2|u_if|Selector22~0 (
// Equation(s):
// \slave2|u_if|Selector22~0_combout  = (\slave2|u_if|state.WDATA_MEM~q ) # ((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wvalid~q ))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave2|u_if|mem_wvalid~q ),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector22~0 .lut_mask = 16'hFFA0;
defparam \slave2|u_if|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N15
dffeas \slave2|u_if|mem_wvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wvalid .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N0
cycloneive_lcell_comb \slave2|u_mem|always0~1 (
// Equation(s):
// \slave2|u_mem|always0~1_combout  = (\slave2|u_if|mem_wvalid~q  & (!\slave2|u_if|mem_ren~q  & \slave2|u_if|mem_wen~q ))

	.dataa(gnd),
	.datab(\slave2|u_if|mem_wvalid~q ),
	.datac(\slave2|u_if|mem_ren~q ),
	.datad(\slave2|u_if|mem_wen~q ),
	.cin(gnd),
	.combout(\slave2|u_mem|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_mem|always0~1 .lut_mask = 16'h0C00;
defparam \slave2|u_mem|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N18
cycloneive_lcell_comb \slave2|u_if|Selector43~1 (
// Equation(s):
// \slave2|u_if|Selector43~1_combout  = (!\slave2|u_if|counter [3] & (\bus_inst|addr_decoder|slave_addr [0] & !\bus_inst|addr_decoder|slave_addr [1]))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\bus_inst|addr_decoder|slave_addr [0]),
	.datad(\bus_inst|addr_decoder|slave_addr [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~1 .lut_mask = 16'h0050;
defparam \slave2|u_if|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N0
cycloneive_lcell_comb \slave2|u_if|Selector43~2 (
// Equation(s):
// \slave2|u_if|Selector43~2_combout  = (\slave2|u_if|Equal0~0_combout  & (\bus_inst|addr_decoder|mvalid[2]~0_combout  & (\bus_inst|mctrl_mux|dout[0]~0_combout  & \slave2|u_if|Selector43~1_combout )))

	.dataa(\slave2|u_if|Equal0~0_combout ),
	.datab(\bus_inst|addr_decoder|mvalid[2]~0_combout ),
	.datac(\bus_inst|mctrl_mux|dout[0]~0_combout ),
	.datad(\slave2|u_if|Selector43~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~2 .lut_mask = 16'h8000;
defparam \slave2|u_if|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N16
cycloneive_lcell_comb \slave2|u_if|Selector48~1 (
// Equation(s):
// \slave2|u_if|Selector48~1_combout  = (\slave2|u_if|counter [1]) # (((\slave2|u_if|counter [0]) # (\slave2|u_if|counter [2])) # (!\slave2|u_if|Selector43~2_combout ))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|Selector43~2_combout ),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector48~1 .lut_mask = 16'hFFFB;
defparam \slave2|u_if|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N8
cycloneive_lcell_comb \slave2|u_if|Selector43~6 (
// Equation(s):
// \slave2|u_if|Selector43~6_combout  = (\slave2|u_if|state.IDLE~q  & !\slave2|u_if|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|state.IDLE~q ),
	.datad(\slave2|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~6 .lut_mask = 16'h00F0;
defparam \slave2|u_if|Selector43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N12
cycloneive_lcell_comb \slave2|u_if|addr~2 (
// Equation(s):
// \slave2|u_if|addr~2_combout  = (!\slave2|u_if|counter [2] & (!\slave2|u_if|counter [0] & !\slave2|u_if|counter [1]))

	.dataa(gnd),
	.datab(\slave2|u_if|counter [2]),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~2 .lut_mask = 16'h0003;
defparam \slave2|u_if|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N4
cycloneive_lcell_comb \slave2|u_if|Selector43~4 (
// Equation(s):
// \slave2|u_if|Selector43~4_combout  = (\slave2|u_if|state.WDATA~q  & (\bus_inst|wdata_mux|dout[0]~0_combout  & \slave2|u_if|Selector43~2_combout ))

	.dataa(gnd),
	.datab(\slave2|u_if|state.WDATA~q ),
	.datac(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datad(\slave2|u_if|Selector43~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~4 .lut_mask = 16'hC000;
defparam \slave2|u_if|Selector43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N6
cycloneive_lcell_comb \slave2|u_if|Selector48~0 (
// Equation(s):
// \slave2|u_if|Selector48~0_combout  = (\slave2|u_if|wdata [0] & ((\slave2|u_if|Selector43~6_combout ) # ((\slave2|u_if|addr~2_combout  & \slave2|u_if|Selector43~4_combout )))) # (!\slave2|u_if|wdata [0] & (((\slave2|u_if|addr~2_combout  & 
// \slave2|u_if|Selector43~4_combout ))))

	.dataa(\slave2|u_if|wdata [0]),
	.datab(\slave2|u_if|Selector43~6_combout ),
	.datac(\slave2|u_if|addr~2_combout ),
	.datad(\slave2|u_if|Selector43~4_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector48~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N2
cycloneive_lcell_comb \slave2|u_if|Selector48~2 (
// Equation(s):
// \slave2|u_if|Selector48~2_combout  = (\slave2|u_if|Selector48~0_combout ) # ((\slave2|u_if|state.WDATA~q  & (\slave2|u_if|Selector48~1_combout  & \slave2|u_if|wdata [0])))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\slave2|u_if|Selector48~1_combout ),
	.datac(\slave2|u_if|wdata [0]),
	.datad(\slave2|u_if|Selector48~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector48~2 .lut_mask = 16'hFF80;
defparam \slave2|u_if|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N3
dffeas \slave2|u_if|wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector48~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[0] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N4
cycloneive_lcell_comb \slave2|u_if|Selector7~0 (
// Equation(s):
// \slave2|u_if|Selector7~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [0])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wdata [0]))))

	.dataa(\slave2|u_if|wdata [0]),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [0]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector7~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N5
dffeas \slave2|u_if|mem_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[0] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N10
cycloneive_lcell_comb \slave2|u_if|addr~1 (
// Equation(s):
// \slave2|u_if|addr~1_combout  = (\slave2|u_if|Equal0~0_combout  & (\bus_inst|addr_decoder|mvalid[1]~2_combout  & ((\slave2|u_if|state.ADDR~q ) # (!\slave2|u_if|state.IDLE~q ))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\slave2|u_if|Equal0~0_combout ),
	.datac(\slave2|u_if|state.ADDR~q ),
	.datad(\bus_inst|addr_decoder|mvalid[1]~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~1 .lut_mask = 16'hC400;
defparam \slave2|u_if|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N22
cycloneive_lcell_comb \slave2|u_if|addr~3 (
// Equation(s):
// \slave2|u_if|addr~3_combout  = (\slave2|u_if|addr~2_combout  & (!\slave2|u_if|counter [3] & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|addr~2_combout ),
	.datab(\slave2|u_if|counter [3]),
	.datac(\slave2|u_if|addr~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2|u_if|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~3 .lut_mask = 16'h2020;
defparam \slave2|u_if|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N18
cycloneive_lcell_comb \slave2|u_if|Selector60~0 (
// Equation(s):
// \slave2|u_if|Selector60~0_combout  = (\slave2|u_if|addr~3_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave2|u_if|addr~3_combout  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|addr [0]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave2|u_if|addr [0]),
	.datad(\slave2|u_if|addr~3_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector60~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N19
dffeas \slave2|u_if|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[0] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N8
cycloneive_lcell_comb \slave2|u_if|Selector19~0 (
// Equation(s):
// \slave2|u_if|Selector19~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [0]) # ((\slave2|u_if|mem_addr [0] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|mem_addr~0_combout  & (((\slave2|u_if|mem_addr [0] & 
// \slave2|u_if|WideOr1~combout ))))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|addr [0]),
	.datac(\slave2|u_if|mem_addr [0]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector19~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N9
dffeas \slave2|u_if|mem_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[0] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N12
cycloneive_lcell_comb \slave2|u_if|addr~4 (
// Equation(s):
// \slave2|u_if|addr~4_combout  = (!\slave2|u_if|counter [2] & (\slave2|u_if|counter [0] & !\slave2|u_if|counter [1]))

	.dataa(\slave2|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~4 .lut_mask = 16'h0050;
defparam \slave2|u_if|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N16
cycloneive_lcell_comb \slave2|u_if|addr~5 (
// Equation(s):
// \slave2|u_if|addr~5_combout  = (!\slave2|u_if|counter [3] & (\slave2|u_if|addr~4_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|addr~4_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~5 .lut_mask = 16'h5000;
defparam \slave2|u_if|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N28
cycloneive_lcell_comb \slave2|u_if|Selector59~0 (
// Equation(s):
// \slave2|u_if|Selector59~0_combout  = (\slave2|u_if|addr~5_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~5_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [1]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [1]),
	.datad(\slave2|u_if|addr~5_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector59~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N29
dffeas \slave2|u_if|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[1] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N8
cycloneive_lcell_comb \slave2|u_if|Selector18~0 (
// Equation(s):
// \slave2|u_if|Selector18~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [1]) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [1])))) # (!\slave2|u_if|mem_addr~0_combout  & (\slave2|u_if|WideOr1~combout  & 
// (\slave2|u_if|mem_addr [1])))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [1]),
	.datad(\slave2|u_if|addr [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector18~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N9
dffeas \slave2|u_if|mem_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[1] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N18
cycloneive_lcell_comb \slave2|u_if|addr~6 (
// Equation(s):
// \slave2|u_if|addr~6_combout  = (!\slave2|u_if|counter [2] & (!\slave2|u_if|counter [0] & \slave2|u_if|counter [1]))

	.dataa(\slave2|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~6 .lut_mask = 16'h0500;
defparam \slave2|u_if|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N6
cycloneive_lcell_comb \slave2|u_if|addr~7 (
// Equation(s):
// \slave2|u_if|addr~7_combout  = (!\slave2|u_if|counter [3] & (\slave2|u_if|addr~6_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|addr~6_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~7 .lut_mask = 16'h5000;
defparam \slave2|u_if|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N10
cycloneive_lcell_comb \slave2|u_if|Selector58~0 (
// Equation(s):
// \slave2|u_if|Selector58~0_combout  = (\slave2|u_if|addr~7_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~7_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [2]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [2]),
	.datad(\slave2|u_if|addr~7_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector58~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N11
dffeas \slave2|u_if|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[2] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N30
cycloneive_lcell_comb \slave2|u_if|Selector17~0 (
// Equation(s):
// \slave2|u_if|Selector17~0_combout  = (\slave2|u_if|addr [2] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [2])))) # (!\slave2|u_if|addr [2] & (\slave2|u_if|WideOr1~combout  & (\slave2|u_if|mem_addr [2])))

	.dataa(\slave2|u_if|addr [2]),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [2]),
	.datad(\slave2|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector17~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N31
dffeas \slave2|u_if|mem_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[2] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N20
cycloneive_lcell_comb \slave2|u_if|addr~8 (
// Equation(s):
// \slave2|u_if|addr~8_combout  = (!\slave2|u_if|counter [3] & (\slave2|u_if|Equal0~1_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|Equal0~1_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~8 .lut_mask = 16'h5000;
defparam \slave2|u_if|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N8
cycloneive_lcell_comb \slave2|u_if|Selector57~0 (
// Equation(s):
// \slave2|u_if|Selector57~0_combout  = (\slave2|u_if|addr~8_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~8_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [3]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [3]),
	.datad(\slave2|u_if|addr~8_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector57~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N9
dffeas \slave2|u_if|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[3] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N18
cycloneive_lcell_comb \slave2|u_if|Selector16~0 (
// Equation(s):
// \slave2|u_if|Selector16~0_combout  = (\slave2|u_if|addr [3] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [3])))) # (!\slave2|u_if|addr [3] & (\slave2|u_if|WideOr1~combout  & (\slave2|u_if|mem_addr [3])))

	.dataa(\slave2|u_if|addr [3]),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [3]),
	.datad(\slave2|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector16~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N19
dffeas \slave2|u_if|mem_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[3] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N0
cycloneive_lcell_comb \slave2|u_if|addr~9 (
// Equation(s):
// \slave2|u_if|addr~9_combout  = (!\slave2|u_if|counter [0] & \slave2|u_if|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave2|u_if|addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~9 .lut_mask = 16'h0F00;
defparam \slave2|u_if|addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N20
cycloneive_lcell_comb \slave2|u_if|addr~10 (
// Equation(s):
// \slave2|u_if|addr~10_combout  = (!\slave2|u_if|counter [1] & (!\slave2|u_if|counter [3] & (\slave2|u_if|addr~1_combout  & \slave2|u_if|addr~9_combout )))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|counter [3]),
	.datac(\slave2|u_if|addr~1_combout ),
	.datad(\slave2|u_if|addr~9_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~10 .lut_mask = 16'h1000;
defparam \slave2|u_if|addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N28
cycloneive_lcell_comb \slave2|u_if|Selector56~0 (
// Equation(s):
// \slave2|u_if|Selector56~0_combout  = (\slave2|u_if|addr~10_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave2|u_if|addr~10_combout  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|addr [4]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave2|u_if|addr [4]),
	.datad(\slave2|u_if|addr~10_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector56~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N29
dffeas \slave2|u_if|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[4] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N30
cycloneive_lcell_comb \slave2|u_if|Selector15~0 (
// Equation(s):
// \slave2|u_if|Selector15~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [4]) # ((\slave2|u_if|mem_addr [4] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|mem_addr~0_combout  & (((\slave2|u_if|mem_addr [4] & 
// \slave2|u_if|WideOr1~combout ))))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|addr [4]),
	.datac(\slave2|u_if|mem_addr [4]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector15~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N31
dffeas \slave2|u_if|mem_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[4] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N10
cycloneive_lcell_comb \slave2|u_if|addr~11 (
// Equation(s):
// \slave2|u_if|addr~11_combout  = (!\slave2|u_if|counter [1] & (!\slave2|u_if|counter [3] & (\slave2|u_if|addr~1_combout  & \slave2|u_if|addr~0_combout )))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|counter [3]),
	.datac(\slave2|u_if|addr~1_combout ),
	.datad(\slave2|u_if|addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~11 .lut_mask = 16'h1000;
defparam \slave2|u_if|addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N26
cycloneive_lcell_comb \slave2|u_if|Selector55~0 (
// Equation(s):
// \slave2|u_if|Selector55~0_combout  = (\slave2|u_if|addr~11_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave2|u_if|addr~11_combout  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|addr [5]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave2|u_if|addr [5]),
	.datad(\slave2|u_if|addr~11_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector55~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N27
dffeas \slave2|u_if|addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[5] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N4
cycloneive_lcell_comb \slave2|u_if|Selector14~0 (
// Equation(s):
// \slave2|u_if|Selector14~0_combout  = (\slave2|u_if|addr [5] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|mem_addr [5] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|addr [5] & (((\slave2|u_if|mem_addr [5] & \slave2|u_if|WideOr1~combout 
// ))))

	.dataa(\slave2|u_if|addr [5]),
	.datab(\slave2|u_if|mem_addr~0_combout ),
	.datac(\slave2|u_if|mem_addr [5]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector14~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N5
dffeas \slave2|u_if|mem_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[5] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N16
cycloneive_lcell_comb \slave2|u_if|addr~12 (
// Equation(s):
// \slave2|u_if|addr~12_combout  = (\slave2|u_if|counter [1] & (!\slave2|u_if|counter [3] & (\slave2|u_if|addr~1_combout  & \slave2|u_if|addr~9_combout )))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|counter [3]),
	.datac(\slave2|u_if|addr~1_combout ),
	.datad(\slave2|u_if|addr~9_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~12 .lut_mask = 16'h2000;
defparam \slave2|u_if|addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N24
cycloneive_lcell_comb \slave2|u_if|Selector54~0 (
// Equation(s):
// \slave2|u_if|Selector54~0_combout  = (\slave2|u_if|addr~12_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave2|u_if|addr~12_combout  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|addr [6]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave2|u_if|addr [6]),
	.datad(\slave2|u_if|addr~12_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector54~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N25
dffeas \slave2|u_if|addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[6] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N14
cycloneive_lcell_comb \slave2|u_if|Selector13~0 (
// Equation(s):
// \slave2|u_if|Selector13~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [6]) # ((\slave2|u_if|mem_addr [6] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|mem_addr~0_combout  & (((\slave2|u_if|mem_addr [6] & 
// \slave2|u_if|WideOr1~combout ))))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|addr [6]),
	.datac(\slave2|u_if|mem_addr [6]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector13~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N15
dffeas \slave2|u_if|mem_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[6] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N30
cycloneive_lcell_comb \slave2|u_if|Equal1~1 (
// Equation(s):
// \slave2|u_if|Equal1~1_combout  = (\slave2|u_if|counter [2] & (\slave2|u_if|counter [0] & \slave2|u_if|counter [1]))

	.dataa(\slave2|u_if|counter [2]),
	.datab(gnd),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Equal1~1 .lut_mask = 16'hA000;
defparam \slave2|u_if|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N24
cycloneive_lcell_comb \slave2|u_if|addr~13 (
// Equation(s):
// \slave2|u_if|addr~13_combout  = (!\slave2|u_if|counter [3] & (\slave2|u_if|Equal1~1_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|Equal1~1_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~13 .lut_mask = 16'h5000;
defparam \slave2|u_if|addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N22
cycloneive_lcell_comb \slave2|u_if|Selector53~0 (
// Equation(s):
// \slave2|u_if|Selector53~0_combout  = (\slave2|u_if|addr~13_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~13_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [7]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [7]),
	.datad(\slave2|u_if|addr~13_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector53~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N23
dffeas \slave2|u_if|addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[7] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N16
cycloneive_lcell_comb \slave2|u_if|Selector12~0 (
// Equation(s):
// \slave2|u_if|Selector12~0_combout  = (\slave2|u_if|addr [7] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|mem_addr [7] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|addr [7] & (((\slave2|u_if|mem_addr [7] & \slave2|u_if|WideOr1~combout 
// ))))

	.dataa(\slave2|u_if|addr [7]),
	.datab(\slave2|u_if|mem_addr~0_combout ),
	.datac(\slave2|u_if|mem_addr [7]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector12~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N17
dffeas \slave2|u_if|mem_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[7] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N6
cycloneive_lcell_comb \slave2|u_if|addr~14 (
// Equation(s):
// \slave2|u_if|addr~14_combout  = (\slave2|u_if|addr~2_combout  & (\slave2|u_if|counter [3] & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|addr~2_combout ),
	.datab(\slave2|u_if|counter [3]),
	.datac(\slave2|u_if|addr~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2|u_if|addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~14 .lut_mask = 16'h8080;
defparam \slave2|u_if|addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N2
cycloneive_lcell_comb \slave2|u_if|Selector52~0 (
// Equation(s):
// \slave2|u_if|Selector52~0_combout  = (\slave2|u_if|addr~14_combout  & (((\bus_inst|wdata_mux|dout[0]~0_combout )))) # (!\slave2|u_if|addr~14_combout  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|addr [8]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datac(\slave2|u_if|addr [8]),
	.datad(\slave2|u_if|addr~14_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector52~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N3
dffeas \slave2|u_if|addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[8] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N0
cycloneive_lcell_comb \slave2|u_if|Selector11~0 (
// Equation(s):
// \slave2|u_if|Selector11~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [8]) # ((\slave2|u_if|mem_addr [8] & \slave2|u_if|WideOr1~combout )))) # (!\slave2|u_if|mem_addr~0_combout  & (((\slave2|u_if|mem_addr [8] & 
// \slave2|u_if|WideOr1~combout ))))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|addr [8]),
	.datac(\slave2|u_if|mem_addr [8]),
	.datad(\slave2|u_if|WideOr1~combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector11~0 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N1
dffeas \slave2|u_if|mem_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[8] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N12
cycloneive_lcell_comb \slave2|u_if|addr~15 (
// Equation(s):
// \slave2|u_if|addr~15_combout  = (\slave2|u_if|counter [3] & (\slave2|u_if|addr~4_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|addr~4_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~15 .lut_mask = 16'hA000;
defparam \slave2|u_if|addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N20
cycloneive_lcell_comb \slave2|u_if|Selector51~0 (
// Equation(s):
// \slave2|u_if|Selector51~0_combout  = (\slave2|u_if|addr~15_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~15_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [9]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [9]),
	.datad(\slave2|u_if|addr~15_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector51~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N21
dffeas \slave2|u_if|addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[9] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N24
cycloneive_lcell_comb \slave2|u_if|Selector10~0 (
// Equation(s):
// \slave2|u_if|Selector10~0_combout  = (\slave2|u_if|mem_addr~0_combout  & ((\slave2|u_if|addr [9]) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [9])))) # (!\slave2|u_if|mem_addr~0_combout  & (\slave2|u_if|WideOr1~combout  & 
// (\slave2|u_if|mem_addr [9])))

	.dataa(\slave2|u_if|mem_addr~0_combout ),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [9]),
	.datad(\slave2|u_if|addr [9]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector10~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N25
dffeas \slave2|u_if|mem_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[9] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N2
cycloneive_lcell_comb \slave2|u_if|addr~16 (
// Equation(s):
// \slave2|u_if|addr~16_combout  = (\slave2|u_if|counter [3] & (\slave2|u_if|addr~6_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|addr~6_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~16_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~16 .lut_mask = 16'hA000;
defparam \slave2|u_if|addr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N26
cycloneive_lcell_comb \slave2|u_if|Selector50~0 (
// Equation(s):
// \slave2|u_if|Selector50~0_combout  = (\slave2|u_if|addr~16_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~16_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [10]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [10]),
	.datad(\slave2|u_if|addr~16_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector50~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N27
dffeas \slave2|u_if|addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[10] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N22
cycloneive_lcell_comb \slave2|u_if|Selector9~0 (
// Equation(s):
// \slave2|u_if|Selector9~0_combout  = (\slave2|u_if|addr [10] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [10])))) # (!\slave2|u_if|addr [10] & (\slave2|u_if|WideOr1~combout  & (\slave2|u_if|mem_addr 
// [10])))

	.dataa(\slave2|u_if|addr [10]),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [10]),
	.datad(\slave2|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector9~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N23
dffeas \slave2|u_if|mem_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[10] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N6
cycloneive_lcell_comb \slave2|u_if|addr~17 (
// Equation(s):
// \slave2|u_if|addr~17_combout  = (\slave2|u_if|counter [3] & (\slave2|u_if|Equal0~1_combout  & \slave2|u_if|addr~1_combout ))

	.dataa(\slave2|u_if|counter [3]),
	.datab(gnd),
	.datac(\slave2|u_if|Equal0~1_combout ),
	.datad(\slave2|u_if|addr~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|addr~17_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|addr~17 .lut_mask = 16'hA000;
defparam \slave2|u_if|addr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N12
cycloneive_lcell_comb \slave2|u_if|Selector49~0 (
// Equation(s):
// \slave2|u_if|Selector49~0_combout  = (\slave2|u_if|addr~17_combout  & (\bus_inst|wdata_mux|dout[0]~0_combout )) # (!\slave2|u_if|addr~17_combout  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|addr [11]))))

	.dataa(\bus_inst|wdata_mux|dout[0]~0_combout ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|addr [11]),
	.datad(\slave2|u_if|addr~17_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector49~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N13
dffeas \slave2|u_if|addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|addr[11] .is_wysiwyg = "true";
defparam \slave2|u_if|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N26
cycloneive_lcell_comb \slave2|u_if|Selector8~0 (
// Equation(s):
// \slave2|u_if|Selector8~0_combout  = (\slave2|u_if|addr [11] & ((\slave2|u_if|mem_addr~0_combout ) # ((\slave2|u_if|WideOr1~combout  & \slave2|u_if|mem_addr [11])))) # (!\slave2|u_if|addr [11] & (\slave2|u_if|WideOr1~combout  & (\slave2|u_if|mem_addr 
// [11])))

	.dataa(\slave2|u_if|addr [11]),
	.datab(\slave2|u_if|WideOr1~combout ),
	.datac(\slave2|u_if|mem_addr [11]),
	.datad(\slave2|u_if|mem_addr~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector8~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N27
dffeas \slave2|u_if|mem_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_addr[11] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N2
cycloneive_lcell_comb \slave2|u_if|Selector45~0 (
// Equation(s):
// \slave2|u_if|Selector45~0_combout  = (\slave2|u_if|state.WDATA~q  & (((!\slave2|u_if|Selector43~2_combout ) # (!\slave2|u_if|Equal0~1_combout )))) # (!\slave2|u_if|state.WDATA~q  & (\slave2|u_if|state.IDLE~q ))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\slave2|u_if|state.WDATA~q ),
	.datac(\slave2|u_if|Equal0~1_combout ),
	.datad(\slave2|u_if|Selector43~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector45~0 .lut_mask = 16'h2EEE;
defparam \slave2|u_if|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N28
cycloneive_lcell_comb \slave2|u_if|Selector45~1 (
// Equation(s):
// \slave2|u_if|Selector45~1_combout  = (\slave2|u_if|Equal0~1_combout  & ((\slave2|u_if|Selector43~4_combout ) # ((\slave2|u_if|wdata [3] & \slave2|u_if|Selector45~0_combout )))) # (!\slave2|u_if|Equal0~1_combout  & (((\slave2|u_if|wdata [3] & 
// \slave2|u_if|Selector45~0_combout ))))

	.dataa(\slave2|u_if|Equal0~1_combout ),
	.datab(\slave2|u_if|Selector43~4_combout ),
	.datac(\slave2|u_if|wdata [3]),
	.datad(\slave2|u_if|Selector45~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector45~1 .lut_mask = 16'hF888;
defparam \slave2|u_if|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N29
dffeas \slave2|u_if|wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[3] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y66_N14
cycloneive_lcell_comb \slave2|u_if|Selector4~0 (
// Equation(s):
// \slave2|u_if|Selector4~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [3])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wdata [3]))))

	.dataa(\slave2|u_if|wdata [3]),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [3]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector4~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y66_N15
dffeas \slave2|u_if|mem_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[3] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave2|u_mem|always0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave2|u_mem|always0~1_combout ),
	.ena1(\slave2|u_mem|always0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2|u_if|mem_wdata [3],\slave2|u_if|mem_wdata [0]}),
	.portaaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave2|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y66_N30
cycloneive_lcell_comb \slave2|u_if|Selector37~0 (
// Equation(s):
// \slave2|u_if|Selector37~0_combout  = (\slave2|u_if|Selector34~0_combout  & ((\slave2|u_if|rdata [3]) # ((\slave2|u_if|Selector65~2_combout  & \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a3 )))) # (!\slave2|u_if|Selector34~0_combout  & 
// (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\slave2|u_if|Selector34~0_combout ),
	.datab(\slave2|u_if|Selector65~2_combout ),
	.datac(\slave2|u_if|rdata [3]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector37~0 .lut_mask = 16'hECA0;
defparam \slave2|u_if|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y66_N31
dffeas \slave2|u_if|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[3] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N6
cycloneive_lcell_comb \slave2|u_if|Selector47~0 (
// Equation(s):
// \slave2|u_if|Selector47~0_combout  = (!\slave2|u_if|counter [2] & (!\slave2|u_if|counter [1] & (\slave2|u_if|Selector43~4_combout  & \slave2|u_if|counter [0])))

	.dataa(\slave2|u_if|counter [2]),
	.datab(\slave2|u_if|counter [1]),
	.datac(\slave2|u_if|Selector43~4_combout ),
	.datad(\slave2|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector47~0 .lut_mask = 16'h1000;
defparam \slave2|u_if|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N20
cycloneive_lcell_comb \slave2|u_if|Selector47~1 (
// Equation(s):
// \slave2|u_if|Selector47~1_combout  = (\slave2|u_if|state.WDATA~q  & (\slave2|u_if|wdata [1] & ((!\slave2|u_if|Selector43~2_combout ) # (!\slave2|u_if|addr~4_combout ))))

	.dataa(\slave2|u_if|addr~4_combout ),
	.datab(\slave2|u_if|state.WDATA~q ),
	.datac(\slave2|u_if|wdata [1]),
	.datad(\slave2|u_if|Selector43~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector47~1 .lut_mask = 16'h40C0;
defparam \slave2|u_if|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N14
cycloneive_lcell_comb \slave2|u_if|Selector47~2 (
// Equation(s):
// \slave2|u_if|Selector47~2_combout  = (\slave2|u_if|Selector47~0_combout ) # ((\slave2|u_if|Selector47~1_combout ) # ((\slave2|u_if|Selector43~6_combout  & \slave2|u_if|wdata [1])))

	.dataa(\slave2|u_if|Selector47~0_combout ),
	.datab(\slave2|u_if|Selector43~6_combout ),
	.datac(\slave2|u_if|wdata [1]),
	.datad(\slave2|u_if|Selector47~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector47~2 .lut_mask = 16'hFFEA;
defparam \slave2|u_if|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N15
dffeas \slave2|u_if|wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[1] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N16
cycloneive_lcell_comb \slave2|u_if|Selector6~0 (
// Equation(s):
// \slave2|u_if|Selector6~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [1])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|mem_wdata [1] & \slave2|u_if|state.IDLE~q ))))

	.dataa(\slave2|u_if|state.WDATA_MEM~q ),
	.datab(\slave2|u_if|wdata [1]),
	.datac(\slave2|u_if|mem_wdata [1]),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector6~0 .lut_mask = 16'hD888;
defparam \slave2|u_if|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N17
dffeas \slave2|u_if|mem_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[1] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N24
cycloneive_lcell_comb \slave2|u_if|Selector46~0 (
// Equation(s):
// \slave2|u_if|Selector46~0_combout  = (\slave2|u_if|state.WDATA~q  & (((!\slave2|u_if|addr~6_combout ) # (!\slave2|u_if|Selector43~2_combout )))) # (!\slave2|u_if|state.WDATA~q  & (\slave2|u_if|state.IDLE~q ))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|Selector43~2_combout ),
	.datad(\slave2|u_if|addr~6_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector46~0 .lut_mask = 16'h4EEE;
defparam \slave2|u_if|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N12
cycloneive_lcell_comb \slave2|u_if|Selector46~1 (
// Equation(s):
// \slave2|u_if|Selector46~1_combout  = (\slave2|u_if|addr~6_combout  & ((\slave2|u_if|Selector43~4_combout ) # ((\slave2|u_if|Selector46~0_combout  & \slave2|u_if|wdata [2])))) # (!\slave2|u_if|addr~6_combout  & (\slave2|u_if|Selector46~0_combout  & 
// (\slave2|u_if|wdata [2])))

	.dataa(\slave2|u_if|addr~6_combout ),
	.datab(\slave2|u_if|Selector46~0_combout ),
	.datac(\slave2|u_if|wdata [2]),
	.datad(\slave2|u_if|Selector43~4_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector46~1 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N13
dffeas \slave2|u_if|wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector46~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[2] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N30
cycloneive_lcell_comb \slave2|u_if|Selector5~0 (
// Equation(s):
// \slave2|u_if|Selector5~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [2])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wdata [2]))))

	.dataa(\slave2|u_if|wdata [2]),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [2]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector5~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N31
dffeas \slave2|u_if|mem_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[2] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave2|u_mem|always0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave2|u_mem|always0~1_combout ),
	.ena1(\slave2|u_mem|always0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2|u_if|mem_wdata [2],\slave2|u_if|mem_wdata [1]}),
	.portaaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave2|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N24
cycloneive_lcell_comb \slave2|u_if|Selector38~0 (
// Equation(s):
// \slave2|u_if|Selector38~0_combout  = (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ) # ((\slave2|u_if|Selector34~0_combout  & \slave2|u_if|rdata [2])))) # (!\slave2|u_if|Selector65~2_combout  & 
// (\slave2|u_if|Selector34~0_combout  & (\slave2|u_if|rdata [2])))

	.dataa(\slave2|u_if|Selector65~2_combout ),
	.datab(\slave2|u_if|Selector34~0_combout ),
	.datac(\slave2|u_if|rdata [2]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector38~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y63_N25
dffeas \slave2|u_if|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[2] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N26
cycloneive_lcell_comb \slave2|u_if|Selector39~0 (
// Equation(s):
// \slave2|u_if|Selector39~0_combout  = (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\slave2|u_if|Selector34~0_combout  & \slave2|u_if|rdata [1])))) # (!\slave2|u_if|Selector65~2_combout  & 
// (\slave2|u_if|Selector34~0_combout  & (\slave2|u_if|rdata [1])))

	.dataa(\slave2|u_if|Selector65~2_combout ),
	.datab(\slave2|u_if|Selector34~0_combout ),
	.datac(\slave2|u_if|rdata [1]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector39~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y63_N27
dffeas \slave2|u_if|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[1] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y66_N28
cycloneive_lcell_comb \slave2|u_if|Selector40~0 (
// Equation(s):
// \slave2|u_if|Selector40~0_combout  = (\slave2|u_if|Selector34~0_combout  & ((\slave2|u_if|rdata [0]) # ((\slave2|u_if|Selector65~2_combout  & \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\slave2|u_if|Selector34~0_combout  & 
// (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\slave2|u_if|Selector34~0_combout ),
	.datab(\slave2|u_if|Selector65~2_combout ),
	.datac(\slave2|u_if|rdata [0]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector40~0 .lut_mask = 16'hECA0;
defparam \slave2|u_if|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y66_N29
dffeas \slave2|u_if|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[0] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N26
cycloneive_lcell_comb \slave2|u_if|Mux0~2 (
// Equation(s):
// \slave2|u_if|Mux0~2_combout  = (\slave2|u_if|counter [0] & ((\slave2|u_if|rdata [1]) # ((\slave2|u_if|counter [1])))) # (!\slave2|u_if|counter [0] & (((\slave2|u_if|rdata [0] & !\slave2|u_if|counter [1]))))

	.dataa(\slave2|u_if|rdata [1]),
	.datab(\slave2|u_if|rdata [0]),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Mux0~2 .lut_mask = 16'hF0AC;
defparam \slave2|u_if|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N12
cycloneive_lcell_comb \slave2|u_if|Mux0~3 (
// Equation(s):
// \slave2|u_if|Mux0~3_combout  = (\slave2|u_if|Mux0~2_combout  & ((\slave2|u_if|rdata [3]) # ((!\slave2|u_if|counter [1])))) # (!\slave2|u_if|Mux0~2_combout  & (((\slave2|u_if|rdata [2] & \slave2|u_if|counter [1]))))

	.dataa(\slave2|u_if|rdata [3]),
	.datab(\slave2|u_if|rdata [2]),
	.datac(\slave2|u_if|Mux0~2_combout ),
	.datad(\slave2|u_if|counter [1]),
	.cin(gnd),
	.combout(\slave2|u_if|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Mux0~3 .lut_mask = 16'hACF0;
defparam \slave2|u_if|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N10
cycloneive_lcell_comb \slave2|u_if|Selector43~5 (
// Equation(s):
// \slave2|u_if|Selector43~5_combout  = (\slave2|u_if|counter [2] & (!\slave2|u_if|counter [1] & (\slave2|u_if|Selector43~4_combout  & \slave2|u_if|counter [0])))

	.dataa(\slave2|u_if|counter [2]),
	.datab(\slave2|u_if|counter [1]),
	.datac(\slave2|u_if|Selector43~4_combout ),
	.datad(\slave2|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~5 .lut_mask = 16'h2000;
defparam \slave2|u_if|Selector43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N26
cycloneive_lcell_comb \slave2|u_if|Selector43~0 (
// Equation(s):
// \slave2|u_if|Selector43~0_combout  = (\slave2|u_if|wdata [5] & \slave2|u_if|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2|u_if|wdata [5]),
	.datad(\slave2|u_if|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~0 .lut_mask = 16'hF000;
defparam \slave2|u_if|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N18
cycloneive_lcell_comb \slave2|u_if|Selector43~3 (
// Equation(s):
// \slave2|u_if|Selector43~3_combout  = (\slave2|u_if|Selector43~0_combout  & ((\slave2|u_if|counter [1]) # ((!\slave2|u_if|Selector43~2_combout ) # (!\slave2|u_if|addr~0_combout ))))

	.dataa(\slave2|u_if|Selector43~0_combout ),
	.datab(\slave2|u_if|counter [1]),
	.datac(\slave2|u_if|addr~0_combout ),
	.datad(\slave2|u_if|Selector43~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~3 .lut_mask = 16'h8AAA;
defparam \slave2|u_if|Selector43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N30
cycloneive_lcell_comb \slave2|u_if|Selector43~7 (
// Equation(s):
// \slave2|u_if|Selector43~7_combout  = (\slave2|u_if|Selector43~5_combout ) # ((\slave2|u_if|Selector43~3_combout ) # ((\slave2|u_if|Selector43~6_combout  & \slave2|u_if|wdata [5])))

	.dataa(\slave2|u_if|Selector43~5_combout ),
	.datab(\slave2|u_if|Selector43~6_combout ),
	.datac(\slave2|u_if|wdata [5]),
	.datad(\slave2|u_if|Selector43~3_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector43~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector43~7 .lut_mask = 16'hFFEA;
defparam \slave2|u_if|Selector43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N31
dffeas \slave2|u_if|wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector43~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[5] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y64_N4
cycloneive_lcell_comb \slave2|u_if|Selector2~0 (
// Equation(s):
// \slave2|u_if|Selector2~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|wdata [5])))) # (!\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|state.IDLE~q  & (\slave2|u_if|mem_wdata [5])))

	.dataa(\slave2|u_if|state.WDATA_MEM~q ),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [5]),
	.datad(\slave2|u_if|wdata [5]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector2~0 .lut_mask = 16'hEA40;
defparam \slave2|u_if|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y64_N5
dffeas \slave2|u_if|mem_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[5] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N14
cycloneive_lcell_comb \slave2|u_if|Selector42~2 (
// Equation(s):
// \slave2|u_if|Selector42~2_combout  = (\slave2|u_if|counter [0]) # (((!\slave2|u_if|counter [2]) # (!\slave2|u_if|counter [1])) # (!\slave2|u_if|Selector43~2_combout ))

	.dataa(\slave2|u_if|counter [0]),
	.datab(\slave2|u_if|Selector43~2_combout ),
	.datac(\slave2|u_if|counter [1]),
	.datad(\slave2|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector42~2 .lut_mask = 16'hBFFF;
defparam \slave2|u_if|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N22
cycloneive_lcell_comb \slave2|u_if|Selector42~4 (
// Equation(s):
// \slave2|u_if|Selector42~4_combout  = (\slave2|u_if|wdata [6] & ((\slave2|u_if|state.WDATA~q  & (\slave2|u_if|Selector42~2_combout )) # (!\slave2|u_if|state.WDATA~q  & ((\slave2|u_if|state.IDLE~q )))))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\slave2|u_if|wdata [6]),
	.datac(\slave2|u_if|Selector42~2_combout ),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector42~4 .lut_mask = 16'hC480;
defparam \slave2|u_if|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N20
cycloneive_lcell_comb \slave2|u_if|Selector42~3 (
// Equation(s):
// \slave2|u_if|Selector42~3_combout  = (\slave2|u_if|Selector42~4_combout ) # ((\slave2|u_if|counter [1] & (\slave2|u_if|addr~9_combout  & \slave2|u_if|Selector43~4_combout )))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|addr~9_combout ),
	.datac(\slave2|u_if|Selector42~4_combout ),
	.datad(\slave2|u_if|Selector43~4_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector42~3 .lut_mask = 16'hF8F0;
defparam \slave2|u_if|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N21
dffeas \slave2|u_if|wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector42~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[6] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N8
cycloneive_lcell_comb \slave2|u_if|Selector1~0 (
// Equation(s):
// \slave2|u_if|Selector1~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|wdata [6])))) # (!\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|state.IDLE~q  & ((\slave2|u_if|mem_wdata [6]))))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\slave2|u_if|wdata [6]),
	.datac(\slave2|u_if|mem_wdata [6]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector1~0 .lut_mask = 16'hCCA0;
defparam \slave2|u_if|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N9
dffeas \slave2|u_if|mem_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[6] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave2|u_mem|always0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave2|u_mem|always0~1_combout ),
	.ena1(\slave2|u_mem|always0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2|u_if|mem_wdata [6],\slave2|u_if|mem_wdata [5]}),
	.portaaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave2|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N22
cycloneive_lcell_comb \slave2|u_if|Selector35~0 (
// Equation(s):
// \slave2|u_if|Selector35~0_combout  = (\slave2|u_if|Selector34~0_combout  & ((\slave2|u_if|rdata [5]) # ((\slave2|u_if|Selector65~2_combout  & \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\slave2|u_if|Selector34~0_combout  & 
// (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\slave2|u_if|Selector34~0_combout ),
	.datab(\slave2|u_if|Selector65~2_combout ),
	.datac(\slave2|u_if|rdata [5]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector35~0 .lut_mask = 16'hECA0;
defparam \slave2|u_if|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N23
dffeas \slave2|u_if|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[5] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N4
cycloneive_lcell_comb \slave2|u_if|Selector44~5 (
// Equation(s):
// \slave2|u_if|Selector44~5_combout  = (!\slave2|u_if|counter [0] & (!\slave2|u_if|counter [1] & \slave2|u_if|counter [2]))

	.dataa(\slave2|u_if|counter [0]),
	.datab(gnd),
	.datac(\slave2|u_if|counter [1]),
	.datad(\slave2|u_if|counter [2]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector44~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector44~5 .lut_mask = 16'h0500;
defparam \slave2|u_if|Selector44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N10
cycloneive_lcell_comb \slave2|u_if|Selector44~6 (
// Equation(s):
// \slave2|u_if|Selector44~6_combout  = (\slave2|u_if|state.WDATA~q  & (((!\slave2|u_if|Selector43~2_combout )) # (!\slave2|u_if|Selector44~5_combout ))) # (!\slave2|u_if|state.WDATA~q  & (((\slave2|u_if|state.IDLE~q ))))

	.dataa(\slave2|u_if|state.WDATA~q ),
	.datab(\slave2|u_if|Selector44~5_combout ),
	.datac(\slave2|u_if|Selector43~2_combout ),
	.datad(\slave2|u_if|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector44~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector44~6 .lut_mask = 16'h7F2A;
defparam \slave2|u_if|Selector44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N26
cycloneive_lcell_comb \slave2|u_if|Selector44~4 (
// Equation(s):
// \slave2|u_if|Selector44~4_combout  = (\slave2|u_if|Selector44~6_combout  & ((\slave2|u_if|wdata [4]) # ((\slave2|u_if|Selector44~5_combout  & \slave2|u_if|Selector43~4_combout )))) # (!\slave2|u_if|Selector44~6_combout  & 
// (\slave2|u_if|Selector44~5_combout  & ((\slave2|u_if|Selector43~4_combout ))))

	.dataa(\slave2|u_if|Selector44~6_combout ),
	.datab(\slave2|u_if|Selector44~5_combout ),
	.datac(\slave2|u_if|wdata [4]),
	.datad(\slave2|u_if|Selector43~4_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector44~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector44~4 .lut_mask = 16'hECA0;
defparam \slave2|u_if|Selector44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N27
dffeas \slave2|u_if|wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[4] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N18
cycloneive_lcell_comb \slave2|u_if|Selector3~0 (
// Equation(s):
// \slave2|u_if|Selector3~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [4])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wdata [4]))))

	.dataa(\slave2|u_if|wdata [4]),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [4]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector3~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N19
dffeas \slave2|u_if|mem_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[4] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N22
cycloneive_lcell_comb \slave2|u_if|Selector41~0 (
// Equation(s):
// \slave2|u_if|Selector41~0_combout  = (\slave2|u_if|counter [2] & (\slave2|u_if|counter [1] & (\slave2|u_if|Selector43~4_combout  & \slave2|u_if|counter [0])))

	.dataa(\slave2|u_if|counter [2]),
	.datab(\slave2|u_if|counter [1]),
	.datac(\slave2|u_if|Selector43~4_combout ),
	.datad(\slave2|u_if|counter [0]),
	.cin(gnd),
	.combout(\slave2|u_if|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector41~0 .lut_mask = 16'h8000;
defparam \slave2|u_if|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N24
cycloneive_lcell_comb \slave2|u_if|Selector41~1 (
// Equation(s):
// \slave2|u_if|Selector41~1_combout  = (\slave2|u_if|wdata [7] & (\slave2|u_if|state.WDATA~q  & ((!\slave2|u_if|Selector43~2_combout ) # (!\slave2|u_if|Equal1~1_combout ))))

	.dataa(\slave2|u_if|wdata [7]),
	.datab(\slave2|u_if|state.WDATA~q ),
	.datac(\slave2|u_if|Equal1~1_combout ),
	.datad(\slave2|u_if|Selector43~2_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector41~1 .lut_mask = 16'h0888;
defparam \slave2|u_if|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N12
cycloneive_lcell_comb \slave2|u_if|Selector41~2 (
// Equation(s):
// \slave2|u_if|Selector41~2_combout  = (\slave2|u_if|Selector41~0_combout ) # ((\slave2|u_if|Selector41~1_combout ) # ((\slave2|u_if|Selector43~6_combout  & \slave2|u_if|wdata [7])))

	.dataa(\slave2|u_if|Selector41~0_combout ),
	.datab(\slave2|u_if|Selector43~6_combout ),
	.datac(\slave2|u_if|wdata [7]),
	.datad(\slave2|u_if|Selector41~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector41~2 .lut_mask = 16'hFFEA;
defparam \slave2|u_if|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N13
dffeas \slave2|u_if|wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|wdata[7] .is_wysiwyg = "true";
defparam \slave2|u_if|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y64_N28
cycloneive_lcell_comb \slave2|u_if|Selector0~0 (
// Equation(s):
// \slave2|u_if|Selector0~0_combout  = (\slave2|u_if|state.WDATA_MEM~q  & (\slave2|u_if|wdata [7])) # (!\slave2|u_if|state.WDATA_MEM~q  & (((\slave2|u_if|state.IDLE~q  & \slave2|u_if|mem_wdata [7]))))

	.dataa(\slave2|u_if|wdata [7]),
	.datab(\slave2|u_if|state.IDLE~q ),
	.datac(\slave2|u_if|mem_wdata [7]),
	.datad(\slave2|u_if|state.WDATA_MEM~q ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector0~0 .lut_mask = 16'hAAC0;
defparam \slave2|u_if|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y64_N29
dffeas \slave2|u_if|mem_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|mem_wdata[7] .is_wysiwyg = "true";
defparam \slave2|u_if|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave2|u_mem|always0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\slave2|u_mem|always0~1_combout ),
	.ena1(\slave2|u_mem|always0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2|u_if|mem_wdata [7],\slave2|u_if|mem_wdata [4]}),
	.portaaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2|u_if|mem_addr [11],\slave2|u_if|mem_addr [10],\slave2|u_if|mem_addr [9],\slave2|u_if|mem_addr [8],\slave2|u_if|mem_addr [7],\slave2|u_if|mem_addr [6],\slave2|u_if|mem_addr [5],\slave2|u_if|mem_addr [4],\slave2|u_if|mem_addr [3],\slave2|u_if|mem_addr [2],\slave2|u_if|mem_addr [1],
\slave2|u_if|mem_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave2|slave_memory:u_mem|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y64_N18
cycloneive_lcell_comb \slave2|u_if|Selector33~0 (
// Equation(s):
// \slave2|u_if|Selector33~0_combout  = (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ) # ((\slave2|u_if|Selector34~0_combout  & \slave2|u_if|rdata [7])))) # (!\slave2|u_if|Selector65~2_combout  & 
// (\slave2|u_if|Selector34~0_combout  & (\slave2|u_if|rdata [7])))

	.dataa(\slave2|u_if|Selector65~2_combout ),
	.datab(\slave2|u_if|Selector34~0_combout ),
	.datac(\slave2|u_if|rdata [7]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector33~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y64_N19
dffeas \slave2|u_if|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[7] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y64_N0
cycloneive_lcell_comb \slave2|u_if|Selector36~0 (
// Equation(s):
// \slave2|u_if|Selector36~0_combout  = (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ) # ((\slave2|u_if|Selector34~0_combout  & \slave2|u_if|rdata [4])))) # (!\slave2|u_if|Selector65~2_combout  & 
// (\slave2|u_if|Selector34~0_combout  & (\slave2|u_if|rdata [4])))

	.dataa(\slave2|u_if|Selector65~2_combout ),
	.datab(\slave2|u_if|Selector34~0_combout ),
	.datac(\slave2|u_if|rdata [4]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector36~0 .lut_mask = 16'hEAC0;
defparam \slave2|u_if|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y64_N1
dffeas \slave2|u_if|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[4] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N16
cycloneive_lcell_comb \slave2|u_if|Selector34~1 (
// Equation(s):
// \slave2|u_if|Selector34~1_combout  = (\slave2|u_if|Selector34~0_combout  & ((\slave2|u_if|rdata [6]) # ((\slave2|u_if|Selector65~2_combout  & \slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a6 )))) # (!\slave2|u_if|Selector34~0_combout  & 
// (\slave2|u_if|Selector65~2_combout  & ((\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\slave2|u_if|Selector34~0_combout ),
	.datab(\slave2|u_if|Selector65~2_combout ),
	.datac(\slave2|u_if|rdata [6]),
	.datad(\slave2|u_mem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector34~1 .lut_mask = 16'hECA0;
defparam \slave2|u_if|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N17
dffeas \slave2|u_if|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|rdata[6] .is_wysiwyg = "true";
defparam \slave2|u_if|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N18
cycloneive_lcell_comb \slave2|u_if|Mux0~0 (
// Equation(s):
// \slave2|u_if|Mux0~0_combout  = (\slave2|u_if|counter [1] & (((\slave2|u_if|counter [0]) # (\slave2|u_if|rdata [6])))) # (!\slave2|u_if|counter [1] & (\slave2|u_if|rdata [4] & (!\slave2|u_if|counter [0])))

	.dataa(\slave2|u_if|counter [1]),
	.datab(\slave2|u_if|rdata [4]),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|rdata [6]),
	.cin(gnd),
	.combout(\slave2|u_if|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Mux0~0 .lut_mask = 16'hAEA4;
defparam \slave2|u_if|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N28
cycloneive_lcell_comb \slave2|u_if|Mux0~1 (
// Equation(s):
// \slave2|u_if|Mux0~1_combout  = (\slave2|u_if|counter [0] & ((\slave2|u_if|Mux0~0_combout  & ((\slave2|u_if|rdata [7]))) # (!\slave2|u_if|Mux0~0_combout  & (\slave2|u_if|rdata [5])))) # (!\slave2|u_if|counter [0] & (((\slave2|u_if|Mux0~0_combout ))))

	.dataa(\slave2|u_if|rdata [5]),
	.datab(\slave2|u_if|rdata [7]),
	.datac(\slave2|u_if|counter [0]),
	.datad(\slave2|u_if|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Mux0~1 .lut_mask = 16'hCFA0;
defparam \slave2|u_if|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N6
cycloneive_lcell_comb \slave2|u_if|Selector23~0 (
// Equation(s):
// \slave2|u_if|Selector23~0_combout  = (\slave2|u_if|state.RDATA_BUS~q  & ((\slave2|u_if|counter [2] & ((\slave2|u_if|Mux0~1_combout ))) # (!\slave2|u_if|counter [2] & (\slave2|u_if|Mux0~3_combout ))))

	.dataa(\slave2|u_if|Mux0~3_combout ),
	.datab(\slave2|u_if|state.RDATA_BUS~q ),
	.datac(\slave2|u_if|counter [2]),
	.datad(\slave2|u_if|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector23~0 .lut_mask = 16'hC808;
defparam \slave2|u_if|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N24
cycloneive_lcell_comb \slave2|u_if|Selector23~1 (
// Equation(s):
// \slave2|u_if|Selector23~1_combout  = (\slave2|u_if|Selector23~0_combout ) # ((\slave2|u_if|state.IDLE~q  & (!\slave2|u_if|state.RDATA_BUS~q  & \slave2|u_if|brdata~q )))

	.dataa(\slave2|u_if|state.IDLE~q ),
	.datab(\slave2|u_if|state.RDATA_BUS~q ),
	.datac(\slave2|u_if|brdata~q ),
	.datad(\slave2|u_if|Selector23~0_combout ),
	.cin(gnd),
	.combout(\slave2|u_if|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2|u_if|Selector23~1 .lut_mask = 16'hFF20;
defparam \slave2|u_if|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N25
dffeas \slave2|u_if|brdata (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave2|u_if|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2|u_if|brdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2|u_if|brdata .is_wysiwyg = "true";
defparam \slave2|u_if|brdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~0_combout  = (!\bus_inst|addr_decoder|ssel [1] & ((\bus_inst|addr_decoder|ssel [0] & ((\slave2|u_if|brdata~q ))) # (!\bus_inst|addr_decoder|ssel [0] & (\slave1|u_if|brdata~q ))))

	.dataa(\bus_inst|addr_decoder|ssel [1]),
	.datab(\slave1|u_if|brdata~q ),
	.datac(\bus_inst|addr_decoder|ssel [0]),
	.datad(\slave2|u_if|brdata~q ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~0 .lut_mask = 16'h5404;
defparam \bus_inst|rdata_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~1_combout  = (\bus_inst|rdata_mux|Mux0~0_combout ) # ((\bus_inst|addr_decoder|ssel [1] & \slave3|u_if|brdata~q ))

	.dataa(\bus_inst|addr_decoder|ssel [1]),
	.datab(gnd),
	.datac(\slave3|u_if|brdata~q ),
	.datad(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~1 .lut_mask = 16'hFFA0;
defparam \bus_inst|rdata_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N18
cycloneive_lcell_comb \master2_inst|Decoder0~1 (
// Equation(s):
// \master2_inst|Decoder0~1_combout  = (\master2_inst|state.RDATA~q  & (!\bus_inst|arbiter_inst|msplit2~q  & !\master2_inst|counter [3]))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|arbiter_inst|msplit2~q ),
	.datad(\master2_inst|counter [3]),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~1 .lut_mask = 16'h000A;
defparam \master2_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N24
cycloneive_lcell_comb \master2_inst|Decoder0~2 (
// Equation(s):
// \master2_inst|Decoder0~2_combout  = (!\master2_inst|Equal2~0_combout  & (\master2_inst|Decoder0~1_combout  & (\master2_inst|Decoder0~0_combout  & \bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master2_inst|Equal2~0_combout ),
	.datab(\master2_inst|Decoder0~1_combout ),
	.datac(\master2_inst|Decoder0~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~2 .lut_mask = 16'h4000;
defparam \master2_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N6
cycloneive_lcell_comb \master2_inst|Decoder0~3 (
// Equation(s):
// \master2_inst|Decoder0~3_combout  = (!\master2_inst|counter [0] & (!\master2_inst|counter [2] & (!\master2_inst|counter [1] & \master2_inst|Decoder0~2_combout )))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|counter [1]),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~3 .lut_mask = 16'h0100;
defparam \master2_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N12
cycloneive_lcell_comb \master2_inst|rdata~0 (
// Equation(s):
// \master2_inst|rdata~0_combout  = (\master2_inst|Decoder0~3_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~3_combout  & ((\master2_inst|rdata [0])))

	.dataa(gnd),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master2_inst|rdata [0]),
	.datad(\master2_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~0 .lut_mask = 16'hCCF0;
defparam \master2_inst|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N13
dffeas \master2_inst|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[0] .is_wysiwyg = "true";
defparam \master2_inst|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N10
cycloneive_lcell_comb \master2_inst|Selector16~0 (
// Equation(s):
// \master2_inst|Selector16~0_combout  = (\master2_inst|state.RDATA~q  & ((\bus_inst|arbiter_inst|msplit2~q ) # (!\master2_inst|Equal2~0_combout )))

	.dataa(\bus_inst|arbiter_inst|msplit2~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(gnd),
	.datad(\master2_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector16~0 .lut_mask = 16'h88CC;
defparam \master2_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N28
cycloneive_lcell_comb \master2_inst|Selector16~1 (
// Equation(s):
// \master2_inst|Selector16~1_combout  = (\master2_inst|mrdata [0] & ((\master2_inst|Selector16~0_combout ) # ((\master2_inst|rdata [0] & \master2_inst|Selector25~0_combout )))) # (!\master2_inst|mrdata [0] & (\master2_inst|rdata [0] & 
// (\master2_inst|Selector25~0_combout )))

	.dataa(\master2_inst|mrdata [0]),
	.datab(\master2_inst|rdata [0]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector16~1 .lut_mask = 16'hEAC0;
defparam \master2_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N22
cycloneive_lcell_comb \master2_inst|Selector16~2 (
// Equation(s):
// \master2_inst|Selector16~2_combout  = (\master2_inst|Selector16~1_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [0])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [0]),
	.datad(\master2_inst|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector16~2 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N23
dffeas \master2_inst|mrdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[0] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \master1_inst|Decoder0~2 (
// Equation(s):
// \master1_inst|Decoder0~2_combout  = (\master1_inst|Decoder0~1_combout  & (!\master1_inst|counter [3] & (\bus_inst|rctrl_mux|Mux0~1_combout  & \master1_inst|Decoder0~0_combout )))

	.dataa(\master1_inst|Decoder0~1_combout ),
	.datab(\master1_inst|counter [3]),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~2 .lut_mask = 16'h2000;
defparam \master1_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \master1_inst|Decoder0~3 (
// Equation(s):
// \master1_inst|Decoder0~3_combout  = (!\master1_inst|counter [1] & (!\master1_inst|counter [0] & (!\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout )))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~3 .lut_mask = 16'h0100;
defparam \master1_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \master1_inst|rdata~0 (
// Equation(s):
// \master1_inst|rdata~0_combout  = (\master1_inst|Decoder0~3_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~3_combout  & ((\master1_inst|rdata [0])))

	.dataa(gnd),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [0]),
	.datad(\master1_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~0 .lut_mask = 16'hCCF0;
defparam \master1_inst|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N13
dffeas \master1_inst|rdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[0] .is_wysiwyg = "true";
defparam \master1_inst|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N14
cycloneive_lcell_comb \master1_inst|Selector16~0 (
// Equation(s):
// \master1_inst|Selector16~0_combout  = (\master1_inst|state.RDATA~q  & ((\bus_inst|arbiter_inst|msplit1~q ) # (!\master1_inst|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\bus_inst|arbiter_inst|msplit1~q ),
	.datac(\master1_inst|state.RDATA~q ),
	.datad(\master1_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector16~0 .lut_mask = 16'hC0F0;
defparam \master1_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \master1_inst|Selector16~1 (
// Equation(s):
// \master1_inst|Selector16~1_combout  = (\master1_inst|mrdata [0] & ((\master1_inst|Selector16~0_combout ) # ((\master1_inst|rdata [0] & \master1_inst|Selector25~0_combout )))) # (!\master1_inst|mrdata [0] & (\master1_inst|rdata [0] & 
// ((\master1_inst|Selector25~0_combout ))))

	.dataa(\master1_inst|mrdata [0]),
	.datab(\master1_inst|rdata [0]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector16~1 .lut_mask = 16'hECA0;
defparam \master1_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N26
cycloneive_lcell_comb \master1_inst|Selector16~2 (
// Equation(s):
// \master1_inst|Selector16~2_combout  = (\master1_inst|Selector16~1_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [0])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [0]),
	.datad(\master1_inst|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector16~2 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N27
dffeas \master1_inst|mrdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[0] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N8
cycloneive_lcell_comb \m_read_data~0 (
// Equation(s):
// \m_read_data~0_combout  = (\master_select_sw~input_o  & (\master2_inst|mrdata [0])) # (!\master_select_sw~input_o  & ((\master1_inst|mrdata [0])))

	.dataa(\master2_inst|mrdata [0]),
	.datab(gnd),
	.datac(\master_select_sw~input_o ),
	.datad(\master1_inst|mrdata [0]),
	.cin(gnd),
	.combout(\m_read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~0 .lut_mask = 16'hAFA0;
defparam \m_read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N8
cycloneive_lcell_comb \master2_inst|Selector17~0 (
// Equation(s):
// \master2_inst|Selector17~0_combout  = (\master2_inst|Selector25~0_combout ) # ((\master2_inst|mrvalid~q  & ((\master2_inst|state.IDLE~q ) # (\master2_inst|state.RDATA~q ))))

	.dataa(\master2_inst|Selector25~0_combout ),
	.datab(\master2_inst|state.IDLE~q ),
	.datac(\master2_inst|mrvalid~q ),
	.datad(\master2_inst|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector17~0 .lut_mask = 16'hFAEA;
defparam \master2_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N9
dffeas \master2_inst|mrvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrvalid .is_wysiwyg = "true";
defparam \master2_inst|mrvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N24
cycloneive_lcell_comb \master1_inst|Selector17~0 (
// Equation(s):
// \master1_inst|Selector17~0_combout  = (\master1_inst|Selector25~0_combout ) # ((\master1_inst|mrvalid~q  & ((\master1_inst|state.RDATA~q ) # (\master1_inst|state.IDLE~q ))))

	.dataa(\master1_inst|state.RDATA~q ),
	.datab(\master1_inst|state.IDLE~q ),
	.datac(\master1_inst|mrvalid~q ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector17~0 .lut_mask = 16'hFFE0;
defparam \master1_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N25
dffeas \master1_inst|mrvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrvalid .is_wysiwyg = "true";
defparam \master1_inst|mrvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N4
cycloneive_lcell_comb \m_read_data[7]~1 (
// Equation(s):
// \m_read_data[7]~1_combout  = ((\master_select_sw~input_o  & (\master2_inst|mrvalid~q )) # (!\master_select_sw~input_o  & ((\master1_inst|mrvalid~q )))) # (!\rstn~input_o )

	.dataa(\master_select_sw~input_o ),
	.datab(\rstn~input_o ),
	.datac(\master2_inst|mrvalid~q ),
	.datad(\master1_inst|mrvalid~q ),
	.cin(gnd),
	.combout(\m_read_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data[7]~1 .lut_mask = 16'hF7B3;
defparam \m_read_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N9
dffeas \m_read_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[0]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N0
cycloneive_lcell_comb \master1_inst|Decoder0~4 (
// Equation(s):
// \master1_inst|Decoder0~4_combout  = (!\master1_inst|counter [1] & (\master1_inst|counter [0] & (!\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout )))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~4 .lut_mask = 16'h0400;
defparam \master1_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \master1_inst|rdata~1 (
// Equation(s):
// \master1_inst|rdata~1_combout  = (\master1_inst|Decoder0~4_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~4_combout  & ((\master1_inst|rdata [1])))

	.dataa(gnd),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [1]),
	.datad(\master1_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~1 .lut_mask = 16'hCCF0;
defparam \master1_inst|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N27
dffeas \master1_inst|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[1] .is_wysiwyg = "true";
defparam \master1_inst|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N28
cycloneive_lcell_comb \master1_inst|Selector15~0 (
// Equation(s):
// \master1_inst|Selector15~0_combout  = (\master1_inst|rdata [1] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|Selector16~0_combout  & \master1_inst|mrdata [1])))) # (!\master1_inst|rdata [1] & (((\master1_inst|Selector16~0_combout  & 
// \master1_inst|mrdata [1]))))

	.dataa(\master1_inst|rdata [1]),
	.datab(\master1_inst|Selector25~0_combout ),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|mrdata [1]),
	.cin(gnd),
	.combout(\master1_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector15~0 .lut_mask = 16'hF888;
defparam \master1_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N2
cycloneive_lcell_comb \master1_inst|Selector15~1 (
// Equation(s):
// \master1_inst|Selector15~1_combout  = (\master1_inst|Selector15~0_combout ) # ((!\master1_inst|state.RDATA~q  & (\master1_inst|state.IDLE~q  & \master1_inst|mrdata [1])))

	.dataa(\master1_inst|state.RDATA~q ),
	.datab(\master1_inst|state.IDLE~q ),
	.datac(\master1_inst|mrdata [1]),
	.datad(\master1_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector15~1 .lut_mask = 16'hFF40;
defparam \master1_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N3
dffeas \master1_inst|mrdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[1] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N20
cycloneive_lcell_comb \master2_inst|Decoder0~4 (
// Equation(s):
// \master2_inst|Decoder0~4_combout  = (\master2_inst|counter [0] & (!\master2_inst|counter [1] & (!\master2_inst|counter [2] & \master2_inst|Decoder0~2_combout )))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|counter [2]),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~4 .lut_mask = 16'h0200;
defparam \master2_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N12
cycloneive_lcell_comb \master2_inst|rdata~1 (
// Equation(s):
// \master2_inst|rdata~1_combout  = (\master2_inst|Decoder0~4_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~4_combout  & ((\master2_inst|rdata [1])))

	.dataa(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\master2_inst|rdata [1]),
	.datad(\master2_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~1 .lut_mask = 16'hAAF0;
defparam \master2_inst|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N13
dffeas \master2_inst|rdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[1] .is_wysiwyg = "true";
defparam \master2_inst|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N18
cycloneive_lcell_comb \master2_inst|Selector15~0 (
// Equation(s):
// \master2_inst|Selector15~0_combout  = (\master2_inst|mrdata [1] & ((\master2_inst|Selector16~0_combout ) # ((\master2_inst|rdata [1] & \master2_inst|Selector25~0_combout )))) # (!\master2_inst|mrdata [1] & (\master2_inst|rdata [1] & 
// (\master2_inst|Selector25~0_combout )))

	.dataa(\master2_inst|mrdata [1]),
	.datab(\master2_inst|rdata [1]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector15~0 .lut_mask = 16'hEAC0;
defparam \master2_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N12
cycloneive_lcell_comb \master2_inst|Selector15~1 (
// Equation(s):
// \master2_inst|Selector15~1_combout  = (\master2_inst|Selector15~0_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [1])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [1]),
	.datad(\master2_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector15~1 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N13
dffeas \master2_inst|mrdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[1] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N26
cycloneive_lcell_comb \m_read_data~2 (
// Equation(s):
// \m_read_data~2_combout  = (\master_select_sw~input_o  & ((\master2_inst|mrdata [1]))) # (!\master_select_sw~input_o  & (\master1_inst|mrdata [1]))

	.dataa(gnd),
	.datab(\master1_inst|mrdata [1]),
	.datac(\master_select_sw~input_o ),
	.datad(\master2_inst|mrdata [1]),
	.cin(gnd),
	.combout(\m_read_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~2 .lut_mask = 16'hFC0C;
defparam \m_read_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N27
dffeas \m_read_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[1]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N22
cycloneive_lcell_comb \master2_inst|Decoder0~5 (
// Equation(s):
// \master2_inst|Decoder0~5_combout  = (!\master2_inst|counter [0] & (!\master2_inst|counter [2] & (\master2_inst|counter [1] & \master2_inst|Decoder0~2_combout )))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [2]),
	.datac(\master2_inst|counter [1]),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~5 .lut_mask = 16'h1000;
defparam \master2_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \master2_inst|rdata~2 (
// Equation(s):
// \master2_inst|rdata~2_combout  = (\master2_inst|Decoder0~5_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~5_combout  & ((\master2_inst|rdata [2])))

	.dataa(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\master2_inst|rdata [2]),
	.datad(\master2_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~2 .lut_mask = 16'hAAF0;
defparam \master2_inst|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N1
dffeas \master2_inst|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[2] .is_wysiwyg = "true";
defparam \master2_inst|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N0
cycloneive_lcell_comb \master2_inst|Selector14~0 (
// Equation(s):
// \master2_inst|Selector14~0_combout  = (\master2_inst|rdata [2] & ((\master2_inst|Selector25~0_combout ) # ((\master2_inst|mrdata [2] & \master2_inst|Selector16~0_combout )))) # (!\master2_inst|rdata [2] & (\master2_inst|mrdata [2] & 
// ((\master2_inst|Selector16~0_combout ))))

	.dataa(\master2_inst|rdata [2]),
	.datab(\master2_inst|mrdata [2]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector14~0 .lut_mask = 16'hECA0;
defparam \master2_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N30
cycloneive_lcell_comb \master2_inst|Selector14~1 (
// Equation(s):
// \master2_inst|Selector14~1_combout  = (\master2_inst|Selector14~0_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [2])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [2]),
	.datad(\master2_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector14~1 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N31
dffeas \master2_inst|mrdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[2] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N6
cycloneive_lcell_comb \master1_inst|Decoder0~5 (
// Equation(s):
// \master1_inst|Decoder0~5_combout  = (\master1_inst|counter [1] & (!\master1_inst|counter [0] & (!\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout )))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~5 .lut_mask = 16'h0200;
defparam \master1_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \master1_inst|rdata~2 (
// Equation(s):
// \master1_inst|rdata~2_combout  = (\master1_inst|Decoder0~5_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~5_combout  & ((\master1_inst|rdata [2])))

	.dataa(gnd),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [2]),
	.datad(\master1_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~2 .lut_mask = 16'hCCF0;
defparam \master1_inst|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \master1_inst|rdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[2] .is_wysiwyg = "true";
defparam \master1_inst|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \master1_inst|Selector14~0 (
// Equation(s):
// \master1_inst|Selector14~0_combout  = (\master1_inst|rdata [2] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|mrdata [2] & \master1_inst|Selector16~0_combout )))) # (!\master1_inst|rdata [2] & (\master1_inst|mrdata [2] & 
// (\master1_inst|Selector16~0_combout )))

	.dataa(\master1_inst|rdata [2]),
	.datab(\master1_inst|mrdata [2]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector14~0 .lut_mask = 16'hEAC0;
defparam \master1_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \master1_inst|Selector14~1 (
// Equation(s):
// \master1_inst|Selector14~1_combout  = (\master1_inst|Selector14~0_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [2])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [2]),
	.datad(\master1_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector14~1 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N29
dffeas \master1_inst|mrdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[2] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \m_read_data~3 (
// Equation(s):
// \m_read_data~3_combout  = (\master_select_sw~input_o  & (\master2_inst|mrdata [2])) # (!\master_select_sw~input_o  & ((\master1_inst|mrdata [2])))

	.dataa(gnd),
	.datab(\master2_inst|mrdata [2]),
	.datac(\master_select_sw~input_o ),
	.datad(\master1_inst|mrdata [2]),
	.cin(gnd),
	.combout(\m_read_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~3 .lut_mask = 16'hCFC0;
defparam \m_read_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N1
dffeas \m_read_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[2]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N6
cycloneive_lcell_comb \master2_inst|Decoder0~6 (
// Equation(s):
// \master2_inst|Decoder0~6_combout  = (\master2_inst|counter [0] & (\master2_inst|counter [1] & (!\master2_inst|counter [2] & \master2_inst|Decoder0~2_combout )))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|counter [2]),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~6 .lut_mask = 16'h0800;
defparam \master2_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N30
cycloneive_lcell_comb \master2_inst|rdata~3 (
// Equation(s):
// \master2_inst|rdata~3_combout  = (\master2_inst|Decoder0~6_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~6_combout  & ((\master2_inst|rdata [3])))

	.dataa(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(\master2_inst|rdata [3]),
	.datad(\master2_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~3 .lut_mask = 16'hAAF0;
defparam \master2_inst|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N31
dffeas \master2_inst|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[3] .is_wysiwyg = "true";
defparam \master2_inst|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N2
cycloneive_lcell_comb \master2_inst|Selector13~0 (
// Equation(s):
// \master2_inst|Selector13~0_combout  = (\master2_inst|rdata [3] & ((\master2_inst|Selector25~0_combout ) # ((\master2_inst|mrdata [3] & \master2_inst|Selector16~0_combout )))) # (!\master2_inst|rdata [3] & (\master2_inst|mrdata [3] & 
// ((\master2_inst|Selector16~0_combout ))))

	.dataa(\master2_inst|rdata [3]),
	.datab(\master2_inst|mrdata [3]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector13~0 .lut_mask = 16'hECA0;
defparam \master2_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N16
cycloneive_lcell_comb \master2_inst|Selector13~1 (
// Equation(s):
// \master2_inst|Selector13~1_combout  = (\master2_inst|Selector13~0_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [3])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [3]),
	.datad(\master2_inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector13~1 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N17
dffeas \master2_inst|mrdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[3] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N28
cycloneive_lcell_comb \master1_inst|Decoder0~6 (
// Equation(s):
// \master1_inst|Decoder0~6_combout  = (\master1_inst|counter [1] & (\master1_inst|counter [0] & (!\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout )))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~6 .lut_mask = 16'h0800;
defparam \master1_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \master1_inst|rdata~3 (
// Equation(s):
// \master1_inst|rdata~3_combout  = (\master1_inst|Decoder0~6_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~6_combout  & ((\master1_inst|rdata [3])))

	.dataa(gnd),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [3]),
	.datad(\master1_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~3 .lut_mask = 16'hCCF0;
defparam \master1_inst|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N31
dffeas \master1_inst|rdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[3] .is_wysiwyg = "true";
defparam \master1_inst|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \master1_inst|Selector13~0 (
// Equation(s):
// \master1_inst|Selector13~0_combout  = (\master1_inst|rdata [3] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|mrdata [3] & \master1_inst|Selector16~0_combout )))) # (!\master1_inst|rdata [3] & (\master1_inst|mrdata [3] & 
// (\master1_inst|Selector16~0_combout )))

	.dataa(\master1_inst|rdata [3]),
	.datab(\master1_inst|mrdata [3]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector13~0 .lut_mask = 16'hEAC0;
defparam \master1_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \master1_inst|Selector13~1 (
// Equation(s):
// \master1_inst|Selector13~1_combout  = (\master1_inst|Selector13~0_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [3])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [3]),
	.datad(\master1_inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector13~1 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N3
dffeas \master1_inst|mrdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[3] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N4
cycloneive_lcell_comb \m_read_data~4 (
// Equation(s):
// \m_read_data~4_combout  = (\master_select_sw~input_o  & (\master2_inst|mrdata [3])) # (!\master_select_sw~input_o  & ((\master1_inst|mrdata [3])))

	.dataa(gnd),
	.datab(\master2_inst|mrdata [3]),
	.datac(\master_select_sw~input_o ),
	.datad(\master1_inst|mrdata [3]),
	.cin(gnd),
	.combout(\m_read_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~4 .lut_mask = 16'hCFC0;
defparam \m_read_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N5
dffeas \m_read_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[3]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N28
cycloneive_lcell_comb \master2_inst|Decoder0~7 (
// Equation(s):
// \master2_inst|Decoder0~7_combout  = (!\master2_inst|counter [0] & (\master2_inst|counter [2] & \master2_inst|Decoder0~2_combout ))

	.dataa(\master2_inst|counter [0]),
	.datab(gnd),
	.datac(\master2_inst|counter [2]),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~7 .lut_mask = 16'h5000;
defparam \master2_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N0
cycloneive_lcell_comb \master2_inst|rdata~4 (
// Equation(s):
// \master2_inst|rdata~4_combout  = (\master2_inst|counter [1] & (((\master2_inst|rdata [4])))) # (!\master2_inst|counter [1] & ((\master2_inst|Decoder0~7_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~7_combout  & 
// ((\master2_inst|rdata [4])))))

	.dataa(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|rdata [4]),
	.datad(\master2_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~4 .lut_mask = 16'hE2F0;
defparam \master2_inst|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N1
dffeas \master2_inst|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[4] .is_wysiwyg = "true";
defparam \master2_inst|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N20
cycloneive_lcell_comb \master2_inst|Selector12~0 (
// Equation(s):
// \master2_inst|Selector12~0_combout  = (\master2_inst|rdata [4] & ((\master2_inst|Selector25~0_combout ) # ((\master2_inst|mrdata [4] & \master2_inst|Selector16~0_combout )))) # (!\master2_inst|rdata [4] & (\master2_inst|mrdata [4] & 
// ((\master2_inst|Selector16~0_combout ))))

	.dataa(\master2_inst|rdata [4]),
	.datab(\master2_inst|mrdata [4]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector12~0 .lut_mask = 16'hECA0;
defparam \master2_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N14
cycloneive_lcell_comb \master2_inst|Selector12~1 (
// Equation(s):
// \master2_inst|Selector12~1_combout  = (\master2_inst|Selector12~0_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [4])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [4]),
	.datad(\master2_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector12~1 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N15
dffeas \master2_inst|mrdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[4] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \master1_inst|Decoder0~7 (
// Equation(s):
// \master1_inst|Decoder0~7_combout  = (!\master1_inst|counter [0] & (\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~7 .lut_mask = 16'h3000;
defparam \master1_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \master1_inst|rdata~4 (
// Equation(s):
// \master1_inst|rdata~4_combout  = (\master1_inst|counter [1] & (((\master1_inst|rdata [4])))) # (!\master1_inst|counter [1] & ((\master1_inst|Decoder0~7_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~7_combout  & 
// ((\master1_inst|rdata [4])))))

	.dataa(\master1_inst|counter [1]),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [4]),
	.datad(\master1_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~4 .lut_mask = 16'hE4F0;
defparam \master1_inst|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N25
dffeas \master1_inst|rdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[4] .is_wysiwyg = "true";
defparam \master1_inst|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \master1_inst|Selector12~0 (
// Equation(s):
// \master1_inst|Selector12~0_combout  = (\master1_inst|rdata [4] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|mrdata [4] & \master1_inst|Selector16~0_combout )))) # (!\master1_inst|rdata [4] & (\master1_inst|mrdata [4] & 
// (\master1_inst|Selector16~0_combout )))

	.dataa(\master1_inst|rdata [4]),
	.datab(\master1_inst|mrdata [4]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector12~0 .lut_mask = 16'hEAC0;
defparam \master1_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \master1_inst|Selector12~1 (
// Equation(s):
// \master1_inst|Selector12~1_combout  = (\master1_inst|Selector12~0_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [4])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [4]),
	.datad(\master1_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector12~1 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N9
dffeas \master1_inst|mrdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[4] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \m_read_data~5 (
// Equation(s):
// \m_read_data~5_combout  = (\master_select_sw~input_o  & (\master2_inst|mrdata [4])) # (!\master_select_sw~input_o  & ((\master1_inst|mrdata [4])))

	.dataa(\master2_inst|mrdata [4]),
	.datab(\master1_inst|mrdata [4]),
	.datac(\master_select_sw~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m_read_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~5 .lut_mask = 16'hACAC;
defparam \m_read_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N31
dffeas \m_read_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[4]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N4
cycloneive_lcell_comb \master1_inst|Decoder0~8 (
// Equation(s):
// \master1_inst|Decoder0~8_combout  = (\master1_inst|counter [0] & (\master1_inst|counter [2] & \master1_inst|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\master1_inst|counter [0]),
	.datac(\master1_inst|counter [2]),
	.datad(\master1_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master1_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Decoder0~8 .lut_mask = 16'hC000;
defparam \master1_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N2
cycloneive_lcell_comb \master1_inst|rdata~5 (
// Equation(s):
// \master1_inst|rdata~5_combout  = (\master1_inst|counter [1] & (((\master1_inst|rdata [5])))) # (!\master1_inst|counter [1] & ((\master1_inst|Decoder0~8_combout  & ((\bus_inst|rdata_mux|Mux0~1_combout ))) # (!\master1_inst|Decoder0~8_combout  & 
// (\master1_inst|rdata [5]))))

	.dataa(\master1_inst|counter [1]),
	.datab(\master1_inst|Decoder0~8_combout ),
	.datac(\master1_inst|rdata [5]),
	.datad(\bus_inst|rdata_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~5 .lut_mask = 16'hF4B0;
defparam \master1_inst|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N3
dffeas \master1_inst|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[5] .is_wysiwyg = "true";
defparam \master1_inst|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \master1_inst|Selector11~0 (
// Equation(s):
// \master1_inst|Selector11~0_combout  = (\master1_inst|rdata [5] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|mrdata [5] & \master1_inst|Selector16~0_combout )))) # (!\master1_inst|rdata [5] & (\master1_inst|mrdata [5] & 
// (\master1_inst|Selector16~0_combout )))

	.dataa(\master1_inst|rdata [5]),
	.datab(\master1_inst|mrdata [5]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector11~0 .lut_mask = 16'hEAC0;
defparam \master1_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \master1_inst|Selector11~1 (
// Equation(s):
// \master1_inst|Selector11~1_combout  = (\master1_inst|Selector11~0_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [5])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [5]),
	.datad(\master1_inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector11~1 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N15
dffeas \master1_inst|mrdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[5] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N20
cycloneive_lcell_comb \master2_inst|Decoder0~8 (
// Equation(s):
// \master2_inst|Decoder0~8_combout  = (\master2_inst|counter [0] & (\master2_inst|counter [2] & \master2_inst|Decoder0~2_combout ))

	.dataa(\master2_inst|counter [0]),
	.datab(\master2_inst|counter [2]),
	.datac(gnd),
	.datad(\master2_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Decoder0~8 .lut_mask = 16'h8800;
defparam \master2_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N2
cycloneive_lcell_comb \master2_inst|rdata~5 (
// Equation(s):
// \master2_inst|rdata~5_combout  = (\master2_inst|counter [1] & (((\master2_inst|rdata [5])))) # (!\master2_inst|counter [1] & ((\master2_inst|Decoder0~8_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~8_combout  & 
// ((\master2_inst|rdata [5])))))

	.dataa(\master2_inst|counter [1]),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master2_inst|rdata [5]),
	.datad(\master2_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~5 .lut_mask = 16'hE4F0;
defparam \master2_inst|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N3
dffeas \master2_inst|rdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[5] .is_wysiwyg = "true";
defparam \master2_inst|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N6
cycloneive_lcell_comb \master2_inst|Selector11~0 (
// Equation(s):
// \master2_inst|Selector11~0_combout  = (\master2_inst|rdata [5] & ((\master2_inst|Selector25~0_combout ) # ((\master2_inst|mrdata [5] & \master2_inst|Selector16~0_combout )))) # (!\master2_inst|rdata [5] & (\master2_inst|mrdata [5] & 
// ((\master2_inst|Selector16~0_combout ))))

	.dataa(\master2_inst|rdata [5]),
	.datab(\master2_inst|mrdata [5]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector11~0 .lut_mask = 16'hECA0;
defparam \master2_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N24
cycloneive_lcell_comb \master2_inst|Selector11~1 (
// Equation(s):
// \master2_inst|Selector11~1_combout  = (\master2_inst|Selector11~0_combout ) # ((\master2_inst|state.IDLE~q  & (!\master2_inst|state.RDATA~q  & \master2_inst|mrdata [5])))

	.dataa(\master2_inst|state.IDLE~q ),
	.datab(\master2_inst|state.RDATA~q ),
	.datac(\master2_inst|mrdata [5]),
	.datad(\master2_inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector11~1 .lut_mask = 16'hFF20;
defparam \master2_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N25
dffeas \master2_inst|mrdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[5] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \m_read_data~6 (
// Equation(s):
// \m_read_data~6_combout  = (\master_select_sw~input_o  & ((\master2_inst|mrdata [5]))) # (!\master_select_sw~input_o  & (\master1_inst|mrdata [5]))

	.dataa(gnd),
	.datab(\master_select_sw~input_o ),
	.datac(\master1_inst|mrdata [5]),
	.datad(\master2_inst|mrdata [5]),
	.cin(gnd),
	.combout(\m_read_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~6 .lut_mask = 16'hFC30;
defparam \m_read_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N5
dffeas \m_read_data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[5]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \master1_inst|rdata~6 (
// Equation(s):
// \master1_inst|rdata~6_combout  = (\master1_inst|counter [1] & ((\master1_inst|Decoder0~7_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~7_combout  & ((\master1_inst|rdata [6]))))) # (!\master1_inst|counter [1] & 
// (((\master1_inst|rdata [6]))))

	.dataa(\master1_inst|counter [1]),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [6]),
	.datad(\master1_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~6 .lut_mask = 16'hD8F0;
defparam \master1_inst|rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N9
dffeas \master1_inst|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[6] .is_wysiwyg = "true";
defparam \master1_inst|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \master1_inst|Selector10~0 (
// Equation(s):
// \master1_inst|Selector10~0_combout  = (\master1_inst|mrdata [6] & ((\master1_inst|Selector16~0_combout ) # ((\master1_inst|rdata [6] & \master1_inst|Selector25~0_combout )))) # (!\master1_inst|mrdata [6] & (\master1_inst|rdata [6] & 
// ((\master1_inst|Selector25~0_combout ))))

	.dataa(\master1_inst|mrdata [6]),
	.datab(\master1_inst|rdata [6]),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector10~0 .lut_mask = 16'hECA0;
defparam \master1_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \master1_inst|Selector10~1 (
// Equation(s):
// \master1_inst|Selector10~1_combout  = (\master1_inst|Selector10~0_combout ) # ((\master1_inst|state.IDLE~q  & (!\master1_inst|state.RDATA~q  & \master1_inst|mrdata [6])))

	.dataa(\master1_inst|state.IDLE~q ),
	.datab(\master1_inst|state.RDATA~q ),
	.datac(\master1_inst|mrdata [6]),
	.datad(\master1_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector10~1 .lut_mask = 16'hFF20;
defparam \master1_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N25
dffeas \master1_inst|mrdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[6] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N14
cycloneive_lcell_comb \master2_inst|rdata~6 (
// Equation(s):
// \master2_inst|rdata~6_combout  = (\master2_inst|counter [1] & ((\master2_inst|Decoder0~7_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~7_combout  & ((\master2_inst|rdata [6]))))) # (!\master2_inst|counter [1] & 
// (((\master2_inst|rdata [6]))))

	.dataa(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datab(\master2_inst|counter [1]),
	.datac(\master2_inst|rdata [6]),
	.datad(\master2_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~6 .lut_mask = 16'hB8F0;
defparam \master2_inst|rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N15
dffeas \master2_inst|rdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[6] .is_wysiwyg = "true";
defparam \master2_inst|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N18
cycloneive_lcell_comb \master2_inst|Selector10~0 (
// Equation(s):
// \master2_inst|Selector10~0_combout  = (\master2_inst|mrdata [6] & ((\master2_inst|Selector16~0_combout ) # ((\master2_inst|rdata [6] & \master2_inst|Selector25~0_combout )))) # (!\master2_inst|mrdata [6] & (\master2_inst|rdata [6] & 
// (\master2_inst|Selector25~0_combout )))

	.dataa(\master2_inst|mrdata [6]),
	.datab(\master2_inst|rdata [6]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector10~0 .lut_mask = 16'hEAC0;
defparam \master2_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N10
cycloneive_lcell_comb \master2_inst|Selector10~1 (
// Equation(s):
// \master2_inst|Selector10~1_combout  = (\master2_inst|Selector10~0_combout ) # ((!\master2_inst|state.RDATA~q  & (\master2_inst|state.IDLE~q  & \master2_inst|mrdata [6])))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\master2_inst|state.IDLE~q ),
	.datac(\master2_inst|mrdata [6]),
	.datad(\master2_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector10~1 .lut_mask = 16'hFF40;
defparam \master2_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N11
dffeas \master2_inst|mrdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[6] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N0
cycloneive_lcell_comb \m_read_data~7 (
// Equation(s):
// \m_read_data~7_combout  = (\master_select_sw~input_o  & ((\master2_inst|mrdata [6]))) # (!\master_select_sw~input_o  & (\master1_inst|mrdata [6]))

	.dataa(\master1_inst|mrdata [6]),
	.datab(gnd),
	.datac(\master_select_sw~input_o ),
	.datad(\master2_inst|mrdata [6]),
	.cin(gnd),
	.combout(\m_read_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~7 .lut_mask = 16'hFA0A;
defparam \m_read_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N1
dffeas \m_read_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[6]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N22
cycloneive_lcell_comb \master1_inst|rdata~7 (
// Equation(s):
// \master1_inst|rdata~7_combout  = (\master1_inst|counter [1] & ((\master1_inst|Decoder0~8_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master1_inst|Decoder0~8_combout  & ((\master1_inst|rdata [7]))))) # (!\master1_inst|counter [1] & 
// (((\master1_inst|rdata [7]))))

	.dataa(\master1_inst|counter [1]),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master1_inst|rdata [7]),
	.datad(\master1_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master1_inst|rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|rdata~7 .lut_mask = 16'hD8F0;
defparam \master1_inst|rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N23
dffeas \master1_inst|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|rdata[7] .is_wysiwyg = "true";
defparam \master1_inst|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N10
cycloneive_lcell_comb \master1_inst|Selector9~0 (
// Equation(s):
// \master1_inst|Selector9~0_combout  = (\master1_inst|rdata [7] & ((\master1_inst|Selector25~0_combout ) # ((\master1_inst|Selector16~0_combout  & \master1_inst|mrdata [7])))) # (!\master1_inst|rdata [7] & (((\master1_inst|Selector16~0_combout  & 
// \master1_inst|mrdata [7]))))

	.dataa(\master1_inst|rdata [7]),
	.datab(\master1_inst|Selector25~0_combout ),
	.datac(\master1_inst|Selector16~0_combout ),
	.datad(\master1_inst|mrdata [7]),
	.cin(gnd),
	.combout(\master1_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector9~0 .lut_mask = 16'hF888;
defparam \master1_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N16
cycloneive_lcell_comb \master1_inst|Selector9~1 (
// Equation(s):
// \master1_inst|Selector9~1_combout  = (\master1_inst|Selector9~0_combout ) # ((!\master1_inst|state.RDATA~q  & (\master1_inst|state.IDLE~q  & \master1_inst|mrdata [7])))

	.dataa(\master1_inst|state.RDATA~q ),
	.datab(\master1_inst|state.IDLE~q ),
	.datac(\master1_inst|mrdata [7]),
	.datad(\master1_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\master1_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_inst|Selector9~1 .lut_mask = 16'hFF40;
defparam \master1_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N17
dffeas \master1_inst|mrdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master1_inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_inst|mrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_inst|mrdata[7] .is_wysiwyg = "true";
defparam \master1_inst|mrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N0
cycloneive_lcell_comb \master2_inst|rdata~7 (
// Equation(s):
// \master2_inst|rdata~7_combout  = (\master2_inst|counter [1] & ((\master2_inst|Decoder0~8_combout  & (\bus_inst|rdata_mux|Mux0~1_combout )) # (!\master2_inst|Decoder0~8_combout  & ((\master2_inst|rdata [7]))))) # (!\master2_inst|counter [1] & 
// (((\master2_inst|rdata [7]))))

	.dataa(\master2_inst|counter [1]),
	.datab(\bus_inst|rdata_mux|Mux0~1_combout ),
	.datac(\master2_inst|rdata [7]),
	.datad(\master2_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_inst|rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|rdata~7 .lut_mask = 16'hD8F0;
defparam \master2_inst|rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N1
dffeas \master2_inst|rdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|rdata[7] .is_wysiwyg = "true";
defparam \master2_inst|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N20
cycloneive_lcell_comb \master2_inst|Selector9~0 (
// Equation(s):
// \master2_inst|Selector9~0_combout  = (\master2_inst|mrdata [7] & ((\master2_inst|Selector16~0_combout ) # ((\master2_inst|rdata [7] & \master2_inst|Selector25~0_combout )))) # (!\master2_inst|mrdata [7] & (\master2_inst|rdata [7] & 
// (\master2_inst|Selector25~0_combout )))

	.dataa(\master2_inst|mrdata [7]),
	.datab(\master2_inst|rdata [7]),
	.datac(\master2_inst|Selector25~0_combout ),
	.datad(\master2_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector9~0 .lut_mask = 16'hEAC0;
defparam \master2_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N12
cycloneive_lcell_comb \master2_inst|Selector9~1 (
// Equation(s):
// \master2_inst|Selector9~1_combout  = (\master2_inst|Selector9~0_combout ) # ((!\master2_inst|state.RDATA~q  & (\master2_inst|state.IDLE~q  & \master2_inst|mrdata [7])))

	.dataa(\master2_inst|state.RDATA~q ),
	.datab(\master2_inst|state.IDLE~q ),
	.datac(\master2_inst|mrdata [7]),
	.datad(\master2_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\master2_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_inst|Selector9~1 .lut_mask = 16'hFF40;
defparam \master2_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N13
dffeas \master2_inst|mrdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master2_inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_inst|mrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_inst|mrdata[7] .is_wysiwyg = "true";
defparam \master2_inst|mrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N22
cycloneive_lcell_comb \m_read_data~8 (
// Equation(s):
// \m_read_data~8_combout  = (\master_select_sw~input_o  & ((\master2_inst|mrdata [7]))) # (!\master_select_sw~input_o  & (\master1_inst|mrdata [7]))

	.dataa(\master1_inst|mrdata [7]),
	.datab(gnd),
	.datac(\master_select_sw~input_o ),
	.datad(\master2_inst|mrdata [7]),
	.cin(gnd),
	.combout(\m_read_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \m_read_data~8 .lut_mask = 16'hFA0A;
defparam \m_read_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N23
dffeas \m_read_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_read_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\m_read_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_read_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_read_data[7]~reg0 .is_wysiwyg = "true";
defparam \m_read_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y70_N2
cycloneive_lcell_comb \test_led[0]~0 (
// Equation(s):
// \test_led[0]~0_combout  = (\rstn~input_o  & ((\test_led[0]~reg0_q ) # (\master1_inst|mrvalid~q )))

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\test_led[0]~reg0_q ),
	.datad(\master1_inst|mrvalid~q ),
	.cin(gnd),
	.combout(\test_led[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \test_led[0]~0 .lut_mask = 16'hCCC0;
defparam \test_led[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y70_N3
dffeas \test_led[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\test_led[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_led[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_led[0]~reg0 .is_wysiwyg = "true";
defparam \test_led[0]~reg0 .power_up = "low";
// synopsys translate_on

assign s_mem_1[0] = \s_mem_1[0]~output_o ;

assign s_mem_1[1] = \s_mem_1[1]~output_o ;

assign s_mem_1[2] = \s_mem_1[2]~output_o ;

assign s_mem_1[3] = \s_mem_1[3]~output_o ;

assign s_mem_1[4] = \s_mem_1[4]~output_o ;

assign s_mem_1[5] = \s_mem_1[5]~output_o ;

assign s_mem_1[6] = \s_mem_1[6]~output_o ;

assign s_mem_1[7] = \s_mem_1[7]~output_o ;

assign m_read_data[0] = \m_read_data[0]~output_o ;

assign m_read_data[1] = \m_read_data[1]~output_o ;

assign m_read_data[2] = \m_read_data[2]~output_o ;

assign m_read_data[3] = \m_read_data[3]~output_o ;

assign m_read_data[4] = \m_read_data[4]~output_o ;

assign m_read_data[5] = \m_read_data[5]~output_o ;

assign m_read_data[6] = \m_read_data[6]~output_o ;

assign m_read_data[7] = \m_read_data[7]~output_o ;

assign test_led[0] = \test_led[0]~output_o ;

assign test_led[1] = \test_led[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
