 -osyn  /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/synthesis/synwork/test_system_comp.srs  -top  test_system  -hdllog  /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/synthesis/synlog/test_system_compiler.srr  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/synthesis/  -I /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib   -sysv  -devicelib  /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/generic/smartfusion2.v  -encrypt  -pro  -dmgen  /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/synthesis/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/CCC_0/test_system_sb_CCC_0_FCCC.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS_syn.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v -lib work /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v  -jobname  "compiler" 