{"vcs1":{"timestamp_begin":1739197413.936450699, "rt":0.26, "ut":0.08, "st":0.13}}
{"vcselab":{"timestamp_begin":1739197414.274439939, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739197414.599143816, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739197413.655755622}
{"VCS_COMP_START_TIME": 1739197413.655755622}
{"VCS_COMP_END_TIME": 1739197414.819100811}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps top.sv -sverilog ../design/mem.sv mem_test.sv -o simv"}
{"vcs1": {"peak_mem": 308076}}
{"vcselab": {"peak_mem": 174636}}
