/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2012 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
// AUTO GENERATED -- DO NOT EDIT
// Command: ../../bin/splice_prod_settings lw_ref_dev_tpc.h.raw lw_ref_dev_tpc.h lw_ref_dev_tpc_PROD.h
//
// DO NOT EDIT - this file automatically generated by ref2head
//

//
// Command: ../../bin/ref2head -s ../../manuals/gf100/dev_tpc.ref -p ../../manuals/gf100
//

#ifndef _LW_REF_DEV_TPC_H_
#define _LW_REF_DEV_TPC_H_

// dev_tpc.ref (PTPC)
#define LW_PTPC                                                     0x000007ff:0x00000000 /* RW--D */
#define LW_PTPC_PRI                                                                    /* RW--L */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0                                        0x00000500 /* R--4R */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE                                            2:0 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_EMPTY                               0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_ACTIVE                              0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_PAUSED                              0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_QUIESCENT                           0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_STALLED                             0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_FAULTED                             0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_PE_HALTED                              0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX                                           5:3 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_EMPTY                              0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_ACTIVE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_PAUSED                             0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_QUIESCENT                          0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_STALLED                            0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_FAULTED                            0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_TEX_HALTED                             0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC                                           8:6 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_EMPTY                              0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_ACTIVE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_PAUSED                             0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_QUIESCENT                          0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_STALLED                            0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_FAULTED                            0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_MPC_HALTED                             0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR                                        11:9 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_EMPTY                            0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_ACTIVE                           0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_PAUSED                           0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_QUIESCENT                        0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_STALLED                          0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_FAULTED                          0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_CBMGR_HALTED                           0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX                                        14:12 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_EMPTY                             0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_ACTIVE                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_PAUSED                            0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_QUIESCENT                         0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_STALLED                           0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_FAULTED                           0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_WWDX_HALTED                            0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C                                         17:15 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_EMPTY                              0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_ACTIVE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_PAUSED                             0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_QUIESCENT                          0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_STALLED                            0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_FAULTED                            0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_L1C_HALTED                             0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM                                          20:18 /* R-IVF */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_EMPTY                               0x00000000 /* R-I-V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_ACTIVE                              0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_PAUSED                              0x00000002 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_QUIESCENT                           0x00000003 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_STALLED                             0x00000005 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_FAULTED                             0x00000006 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_ACTIVITY0_SM_HALTED                              0x00000007 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION                                        0x00000508 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_TEX_RESET                              0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM                                            1:1 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM_NOT_PENDING                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_SM_RESET                               0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE                                            2:2 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE_NOT_PENDING                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_PE_RESET                               0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C                                           3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_L1C_RESET                              0x00000001 /* -W--T */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN                                     0x0000050c /* RW-4R */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_TEX_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM                                         1:1 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_SM_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE                                         2:2 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_PE_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C                                        3:3 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_TPC_EXCEPTION_EN_L1C_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TPCCS_DEBUG                                                0x00000510 /* RW-4R */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER                                         7:0 /* RWEVF */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER_INIT                             0x00000014 /* RWE-V */
#define LW_PTPC_PRI_TPCCS_DEBUG_STATUS_FILTER_20                               0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG                                                 0x00000200 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE                                         1:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_AUTO                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_HIT                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_TAGMODE_MISS                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE                                        3:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_AUTO                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_HIT                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_TAGMODE_MISS                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX                                          4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX_DISABLE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HEADER_ERRFIX_ENABLE                            0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX                                         5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_SAMPLER_ERRFIX_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX                                         6:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_HDR_SMP_ERRFIX_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX                                      7:7 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_STATE_INST_ERRFIX_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_USE_CKEY_BUNDLE                                        8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_USE_CKEY_BUNDLE_DISABLE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_USE_CKEY_BUNDLE_ENABLE                          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES                                     9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_DBG_IGNORE_ILWALIDATES_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_ILWALIDATE                                     10:10 /* -W-VF */
#define LW_PTPC_PRI_TEX_IN_DBG_FORCE_ILWALIDATE_ACTIVE                         0x00000001 /* -W--T */
#define LW_PTPC_PRI_TEX_LOD_DBG                                                0x00000204 /* RW-4R */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO                                         0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBEMAP_ANISO_ENABLE                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO                                        1:1 /* RWIVF */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_LOD_DBG_LWBESEAM_ANISO_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG                                               0x00000208 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT                                              0:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT_DISABLE                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_NOP_OPT_ENABLE                                0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_COORD_ROUND                                          1:1 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_COORD_ROUND_DISABLE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_COORD_ROUND_ENABLE                            0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE                                         2:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_ENDIAN_SENSE_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT                                             3:3 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT_DISABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_SAMPSTAT_ENABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD                                     4:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_UNOPT_LOD_SPREAD_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION                                      5:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_DBG_TESLA_PRECISION_ENABLE                        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_SAMP_PM                                                0x000002b0 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL                                                5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP0                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP1                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP2                                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP3                                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP4                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP5                                    0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP6                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP7                                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP8                                    0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP9                                    0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP10                                   0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP11                                   0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP12                                   0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP13                                   0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP14                                   0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP15                                   0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP16                                   0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP17                                   0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP18                                   0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP19                                   0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP20                                   0x00000014 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP21                                   0x00000015 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP22                                   0x00000016 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP23                                   0x00000017 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP24                                   0x00000018 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP25                                   0x00000019 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP26                                   0x0000001a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP27                                   0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP28                                   0x0000001c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP29                                   0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP30                                   0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP31                                   0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP32                                   0x00000020 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP33                                   0x00000021 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP34                                   0x00000022 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP35                                   0x00000023 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP36                                   0x00000024 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP37                                   0x00000025 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP38                                   0x00000026 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP39                                   0x00000027 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP40                                   0x00000028 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP41                                   0x00000029 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP42                                   0x0000002a /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP43                                   0x0000002b /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP44                                   0x0000002c /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP45                                   0x0000002d /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_SEL_GRP46                                   0x0000002e /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE_OFF                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_PM_PM_ENABLE_ON                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_DBG                                                  0x0000020c /* RW-4R */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK                                           1:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_AUTO                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_ZERO                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUPERSET_PICK_ONE                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK                                             3:2 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_AUTO                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_ZERO                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SUBSET_PICK_ZERO_TO_ONE                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_1B                                              5:4 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_1B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_2B                                              7:6 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_2B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_4B                                              9:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_4B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_8B                                            11:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_8B_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_12B                                           13:12 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_12B_INIT                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_16B                                           15:14 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_16B_INIT                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT1                                          17:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT1_INIT                                0x00000002 /* RWI-V */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT2                                          19:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_X_DBG_SETFUNC_DXT2_INIT                                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_W_DBG                                                  0x00000210 /* RW-4R */
#define LW_PTPC_PRI_TEX_W_DBG_LATFIFO_DEPTH_DIV4                                      7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_W_DBG_LATFIFO_DEPTH_DIV4_FULL                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG                                                  0x00000214 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_DBG_LINES_PER_SET                                           4:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_LINES_PER_SET_FULL                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT                                        6:5 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_AUTO                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_HIT                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_FORCE_CAM_RESULT_MISS                            0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL                                         7:7 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL_AUTO                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_DUAL_LOD_SERIAL_ON                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY                                          9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY_PLRU                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_DBG_REPLACE_POLICY_NMRU                              0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE                                          10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_T_DBG_ENDIAN_SENSE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM                                                   0x000002b8 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE                                              2:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_2D                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_2D_ARRAY                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_LWBEMAP                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_LWBEARRAY                             0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_3D                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_1D_BUFFER                             0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_TAGTYPE_ANY                                   0x00000007 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT                                           7:3 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_2D                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_2D                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_2D                          0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_2D                          0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_2D_ARRAY                0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_2D_ARRAY                0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_2D_ARRAY                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_2D_ARRAY                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_LWBEMAP                    0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_LWBEMAP                    0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_LWBEMAP                        0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_LWBEMAP                        0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_3D                         0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_3D                         0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_3D                             0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_3D                             0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_1D_BUFFER                  0x00000010 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_1D_BUFFER                  0x00000011 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_1D_BUFFER                      0x00000012 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_1D_BUFFER                      0x00000013 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECTORS_PROMOTED                   0x0000001b /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_REPMISS_ANY                        0x0000001c /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_SECMISS_ANY                        0x0000001d /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_HIT_ANY                            0x0000001e /* RW--V */
#define LW_PTPC_PRI_TEX_T_PM_SEL_CAM_RESULT_ANY_ANY                            0x0000001f /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG                                                  0x0000021c /* RW-4R */
#define LW_PTPC_PRI_TEX_D_DBG_LATFIFO_DEPTH_DIV4                                      7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_LATFIFO_DEPTH_DIV4_FULL                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL                                           8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ROWCOL_SERIAL_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL                                             9:9 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL_DISABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_BANK_SERIAL_ENABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE                                          10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE_DISABLE                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_ENDIAN_SENSE_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD                                11:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD_DISABLE                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_D_DBG_COLWERT_NEAREST_AS_TLD_ENABLE                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM                                                   0x000002bc /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL                                                   2:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP0                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP1                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP2                                       0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP3                                       0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP4                                       0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP5                                       0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_SEL_GRP6                                       0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE_OFF                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PM_PM_ENABLE_ON                                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_DBG                                                  0x00000220 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_DBG_SUPERSET_VICTIMS_LMT                                    7:0 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_SUPERSET_VICTIMS_LMT_FULL                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL                                        8:8 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_SECTOR_SERIAL_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ                                       10:10 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ_DISABLE                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_ONLY_ONE_FB_REQ_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY                                       12:11 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_FIRST                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_NORMAL                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_L2_EVICT_POLICY_LAST                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL                                     13:13 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL_DISABLE                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_STENCIL_SERIAL_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL                                      14:14 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL_DISABLE                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_FB_VCAA8B_SERIAL_ENABLE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR                                         16:16 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR_DISABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_HALT_ON_ERROR_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT                                          18:18 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT_DISABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_FORMAT_ENABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT                                          19:19 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT_DISABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_LAYOUT_ENABLE                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE                                        21:21 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE_DISABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_APERTURE_ENABLE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK                                            22:22 /* RWIVF */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK_DISABLE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_DBG_CHECK_NACK_ENABLE                                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_TEX_M_PM                                                   0x000002c0 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL                                                   3:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP0                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP1                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP2                                       0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP3                                       0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP4                                       0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP5                                       0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP6                                       0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP7                                       0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP8                                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP9                                       0x00000009 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP10                                      0x0000000a /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP11                                      0x0000000b /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP12                                      0x0000000c /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP13                                      0x0000000d /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP14                                      0x0000000e /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_GRP15                                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT                                               10:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_2D                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_2DARRAY                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_1D_BUFFER                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_3D                                      0x00000003 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_LWBE                                    0x00000004 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_NO_MIPMAP                               0x00000005 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_ANY                                     0x00000006 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_SEL_TT_TEX2FB                                  0x00000007 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE_OFF                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_PM_PM_ENABLE_ON                                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR                                              0x00000224 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR                                                0:0 /* R-EVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_INTR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT                                              2:2 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT_NOT_PENDING                           0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_FORMAT_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT                                              3:3 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT_NOT_PENDING                           0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_LAYOUT_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE                                            5:5 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE_NOT_PENDING                         0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_APERTURE_PENDING                             0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK                                                6:6 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK_NOT_PENDING                             0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_NACK_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_RESET                                             30:30 /* -W-VF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_RESET_ACTIVE                                 0x00000001 /* -W--T */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN                                                31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN_DISABLE                                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_EN_ENABLE                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ                                          0x00000228 /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_FETCH_MASK                                      7:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_D_SLOT_ID                                      15:8 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUPERSET_ID                                   16:16 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SUBKIND                                       18:17 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_REPLACEMENT                                   19:19 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MEMORY_LAYOUT                                 20:20 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_MASK_ROTATE_RIGHT                             22:21 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_SIZE_SWAP                                     25:23 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_REQ_COMPONENT_SIZES                               31:26 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR                                         0x0000022c /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_ADDR_ADDR_DIV_256                                  31:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU                                          0x00000234 /* R--4R */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_APERTURE                                        1:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_KIND                                           12:5 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_HWW_ESR_MMU_BASE_DIV_256                                  31:16 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS                                  0x00000238 /* R--4R */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX                                     2:0 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_EMPTY                        0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_ACTIVE                       0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_QUIESCENT                    0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_STALLED                      0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEX_HALTED                       0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M                                       6:4 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_M_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN                                  10:8 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_EMPTY                      0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_ACTIVE                     0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_QUIESCENT                  0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_STALLED                    0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TEXIN_HALTED                     0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F                                     13:11 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_F_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D                                     16:14 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_D_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM                                    19:17 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_EMPTY                         0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_ACTIVE                        0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_QUIESCENT                     0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_STALLED                       0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_TM_HALTED                        0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X                                     22:20 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_X_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T                                     25:23 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_T_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W                                     28:26 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_EMPTY                          0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_ACTIVE                         0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_QUIESCENT                      0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_STALLED                        0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_W_HALTED                         0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB                                  31:29 /* R-XVF */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_EMPTY                       0x00000000 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_ACTIVE                      0x00000001 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_QUIESCENT                   0x00000003 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_STALLED                     0x00000005 /* R---V */
#define LW_PTPC_PRI_TEX_M_TEX_SUBUNITS_STATUS_MIPB_HALTED                      0x00000007 /* R---V */
#define LW_PTPC_PRI_TEX_IN_CG                                                  0x00000240 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_DLY_CNT                                         5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN                                              6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_IDLE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN                                             7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_STATE_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_DLY_CNT                                       13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN                                           14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_STALL_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN                                       15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_QUIESCENT_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_WAKEUP_DLY_CNT                                        19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_WAKEUP_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_CNT                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_CNT_FULLSPEED                          0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_DI_DT_SKEW_VAL                                        27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_DI_DT_SKEW_VAL_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN                                          28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER                                     29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER_EN                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_THROT_CLK_SW_OVER_DIS                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN                                           30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_PAUSE_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG_HALT_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_CG1                                                 0x00000244 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN                                          0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_CG1_MONITOR_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG                                                0x00000248 /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_DLY_CNT                                       5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN                                            6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_IDLE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN                                           7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STATE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_DLY_CNT                                     13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN                                         14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_STALL_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN                                     15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_QUIESCENT_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_WAKEUP_DLY_CNT                                      19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_WAKEUP_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_CNT                                       23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_CNT_FULLSPEED                        0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_DI_DT_SKEW_VAL                                      27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_DI_DT_SKEW_VAL_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN                                        28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER                                   29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER_EN                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_THROT_CLK_SW_OVER_DIS                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN                                         30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_PAUSE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN                                          31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG_HALT_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_SAMP_CG1                                               0x0000024c /* RW-4R */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_SAMP_CG1_MONITOR_CG_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG                                                   0x00000250 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_CG1                                                  0x00000254 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG                                                   0x00000258 /* RW-4R */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_W_CG1                                                  0x0000025c /* RW-4R */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_W_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG                                                   0x00000260 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_CG1                                                  0x00000264 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG                                                   0x00000268 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_CG1                                                  0x0000026c /* RW-4R */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG                                                   0x00000270 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_M_CG1                                                  0x00000274 /* RW-4R */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_M_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG                                                   0x00000278 /* RW-4R */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_F_CG1                                                  0x0000027c /* RW-4R */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_F_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG                                                0x00000280 /* RW-4R */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_DLY_CNT                                       5:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN                                            6:6 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_IDLE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN                                           7:7 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STATE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_DLY_CNT                                     13:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN                                         14:14 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_STALL_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN                                     15:15 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_QUIESCENT_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_WAKEUP_DLY_CNT                                      19:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_WAKEUP_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_CNT                                       23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_CNT_FULLSPEED                        0x0000000f /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_DI_DT_SKEW_VAL                                      27:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_DI_DT_SKEW_VAL_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN                                        28:28 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER                                   29:29 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER_EN                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_THROT_CLK_SW_OVER_DIS                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN                                         30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_PAUSE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN                                          31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG_HALT_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_MIPB_CG1                                               0x00000284 /* RW-4R */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_MIPB_CG1_MONITOR_CG_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG                                                  0x00000288 /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_DLY_CNT                                       7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_DLY_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_ELPG_EN_OFFSET_CNT                                     15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_ELPG_EN_OFFSET_CNT_HWINIT                        0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN                                          16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_BLPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP                                         17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_DIS_EARLY_WUP_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN                                          18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_DEEP_ELPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN                                          19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_IDLE_ELPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_DIDT_DELAY                                            23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_DIDT_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_RESET_DURATION                                        26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_RESET_DURATION_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_CLAMP_DELAY                                           29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_CLAMP_DELAY_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_ZONE_OFF_MASK                                         30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_ZONE_OFF_MASK_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN                                        31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_IN_PG_SOFT_GATING_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG1                                                 0x0000028c /* RW-4R */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_SEQ                                              23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_SEQ_HWINIT                                 0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_MASK                                            31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_IN_PG1_ZONE_MASK_HWINIT                                0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG                                                   0x00000290 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_DIDT_DELAY_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_X_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG1                                                  0x00000294 /* RW-4R */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_SEQ_HWINIT                                  0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_X_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG                                                   0x00000298 /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_DIDT_DELAY_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_D_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG1                                                  0x0000029c /* RW-4R */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_SEQ_HWINIT                                  0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_D_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG                                                   0x000002a0 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_DIDT_DELAY_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_TEX_T_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG1                                                  0x000002a4 /* RW-4R */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_SEQ_HWINIT                                  0x0000000a /* RWE-V */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_TEX_T_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG                                                0x00000004 /* RW-4R */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_ACACHE                                             0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_ACACHE_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_ACACHE_DISABLED                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_ACACHE_INIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VAF                                                1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VAF_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VAF_DISABLED                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VAF_INIT                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_TG                                                 2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_TG_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_TG_DISABLED                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_TG_INIT                                     0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_STRI                                               3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_STRI_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_STRI_DISABLED                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_STRI_INIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VSC                                                4:4 /* RWEVF */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VSC_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VSC_DISABLED                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_BLKCG_CG_EN_VSC_INIT                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF                                                     0x0000000c /* RW-4R */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_DISABLE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_PHASE_ARB_DETERM_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN                                      1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_TRUE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_CACHE_ILWAL_METHOD_EN_FALSE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE                                         2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_TRUE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_LIMIT_ADDR_DISABLE_FALSE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE                                              3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_INIT                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_TRUE                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VAF_ILWAL_DISABLE_FALSE                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_CLIP                                            0x00000010 /* RW-4R */
#define LW_PTPC_PRI_PE_VSC_VPC_CLIP_STIPPLE_DISABLE                                   0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_CLIP_STIPPLE_DISABLE_FALSE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_CLIP_STIPPLE_DISABLE_TRUE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_CLIP_STIPPLE_DISABLE_INIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC                                                 0x00000014 /* RW-4R */
#define LW_PTPC_PRI_PE_VSC_VPC_LWLL_DISABLE                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_LWLL_DISABLE_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_LWLL_DISABLE_TRUE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_LWLL_DISABLE_FALSE                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_MPC_LWLL_DISABLE                                       1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_MPC_LWLL_DISABLE_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_MPC_LWLL_DISABLE_TRUE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_MPC_LWLL_DISABLE_FALSE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_L1                                                  0x00000018 /* RW-4R */
#define LW_PTPC_PRI_PE_VSC_L1_DM_CACHE_DISABLE                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_L1_DM_CACHE_DISABLE_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_L1_DM_CACHE_DISABLE_TRUE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_L1_DM_CACHE_DISABLE_FALSE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG                                           0x0000003c /* RW-4R */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_EN                                     0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_EN_DISABLED                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_EN_ENABLED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_EN_INIT                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_DIAMOND_LWLL_EN                                  1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_DIAMOND_LWLL_EN_DISABLED                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_DIAMOND_LWLL_EN_ENABLED                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_DIAMOND_LWLL_EN_INIT                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SMALL_LINE_LWLL_EN                               2:2 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SMALL_LINE_LWLL_EN_DISABLED               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SMALL_LINE_LWLL_EN_ENABLED                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SMALL_LINE_LWLL_EN_INIT                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_BBOX_LWLL                                   3:3 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_BBOX_LWLL_DISABLED                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_BBOX_LWLL_ENABLED                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_BBOX_LWLL_INIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_DIAMOND_LWLL                                4:4 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_DIAMOND_LWLL_DISABLED                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_DIAMOND_LWLL_ENABLED                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_DIAMOND_LWLL_INIT                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_SMALL_LINE_LWLL                             5:5 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_SMALL_LINE_LWLL_DISABLED             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_SMALL_LINE_LWLL_ENABLED              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_FLIP_SMALL_LINE_LWLL_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_VC_MODES                               6:6 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_VC_MODES_DISABLED               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_VC_MODES_ENABLED                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_LWLL_VC_MODES_INIT                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_CLIP_SINGLE_TRI                                  7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_CLIP_SINGLE_TRI_DISABLED                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_CLIP_SINGLE_TRI_ENABLED                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_CLIP_SINGLE_TRI_INIT                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SURFACE_LWLL_EN                                  8:8 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SURFACE_LWLL_EN_DISABLED                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SURFACE_LWLL_EN_ENABLED                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SURFACE_LWLL_EN_INIT                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_EN                                  9:9 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_EN_DISABLED                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_EN_ENABLED                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_EN_INIT                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_SHRINK_DISABLE                            10:10 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_SHRINK_DISABLE_FALSE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_SHRINK_DISABLE_TRUE                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_SHRINK_DISABLE_INIT                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BACKFACE_LWLL_EN                               11:11 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BACKFACE_LWLL_EN_DISABLED                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BACKFACE_LWLL_EN_ENABLED                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BACKFACE_LWLL_EN_INIT                     0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BROADCAST_STIPPLE_EN                           12:12 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BROADCAST_STIPPLE_EN_DISABLED             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BROADCAST_STIPPLE_EN_ENABLED              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BROADCAST_STIPPLE_EN_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SET_COUNTERS                                   13:13 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SET_COUNTERS_DISABLED                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SET_COUNTERS_ENABLED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SET_COUNTERS_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SEND_LWLLED_POLYGONS                           14:14 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SEND_LWLLED_POLYGONS_DISABLED             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SEND_LWLLED_POLYGONS_ENABLED              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SEND_LWLLED_POLYGONS_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_BLOAT_AA_POINT                            15:15 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_BLOAT_AA_POINT_DISABLED              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_BLOAT_AA_POINT_ENABLED               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_BBOX_BLOAT_AA_POINT_INIT                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCOUNT_EMAX_EN                                 16:16 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCOUNT_EMAX_EN_DISABLED                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCOUNT_EMAX_EN_ENABLED                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCOUNT_EMAX_EN_INIT                       0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_BLOAT                             17:17 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_BLOAT_DISABLED               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_BLOAT_ENABLED                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_SCISSOR_LWLL_BLOAT_INIT                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_24_BIT_STIPPLE_PHASE                           18:18 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_24_BIT_STIPPLE_PHASE_DISABLED             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_24_BIT_STIPPLE_PHASE_ENABLED              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_VPC_DEBUG_24_BIT_STIPPLE_PHASE_INIT                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID                                        0x00000044 /* RW-4R */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID_VALUE                                         1:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PIN_XBAR_PORT_ID_VALUE_INIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE                                                  0x0000004c /* RW-4R */
#define LW_PTPC_PRI_PE_ACACHE_VAF_LINES                                               7:0 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_VAF_LINES_INIT                                   0x000000c5 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_LINES                                             15:8 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_STRI_LINES_INIT                                  0x0000005b /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_GPULL_LINES                                           23:16 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_GPULL_LINES_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE                                         24:24 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_TRUE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_CACHE_DISABLE_FALSE                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE                                     25:25 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_INIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_TRUE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_VAF_ILWAL_DISABLE_FALSE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE                                    26:26 /* RWEVF */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_INIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_TRUE                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_ACACHE_STRI_ILWAL_DISABLE_FALSE                         0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STRI                                                    0x00000050 /* RW-4R */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE                                               0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_TRUE                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_LRU_DISABLE_FALSE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE                                             1:1 /* RWEVF */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_TRUE                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_STRI_ILWAL_DISABLE_FALSE                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PM                                                      0x00000054 /* RW-4R */
#define LW_PTPC_PRI_PE_PM_SELECT                                                      6:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS                                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_ACACHE                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_PIF                                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_PIN                                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_STRI                                   0x00000004 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_TG                                     0x00000005 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_VAF                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STATUS_VSC                                    0x00000007 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_ACACHE                              0x00000008 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_PIF                                 0x00000009 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_PIN                                 0x0000000a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_STRI                                0x0000000b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_TG                                  0x0000000c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_VAF                                 0x0000000d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS_VSC                                 0x0000000e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CG_STATUS                                     0x0000000f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_BLK_ACTIVITY                                  0x00000010 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_WAKEUP                                        0x00000011 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_0                                  0x00000012 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_1                                  0x00000013 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_2                                  0x00000014 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_3                                  0x00000015 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_ACACHE_GRP_4                                  0x00000016 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CPO_GRP_0                                     0x00000017 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CPO_GRP_1                                     0x00000018 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_0                                     0x00000019 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_1                                     0x0000001a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIF_GRP_2                                     0x0000001b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIN_GRP_0                                     0x0000001c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PIN_GRP_1                                     0x0000001d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_SSYNC_GRP_0                                   0x0000001e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_0                                  0x0000001f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_1                                  0x00000020 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_2                                  0x00000021 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STREAM_GRP_3                                  0x00000022 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_STRI_GRP_0                                    0x00000023 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_0                                      0x00000024 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_1                                      0x00000025 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_2                                      0x00000026 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_3                                      0x00000027 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_4                                      0x00000028 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_5                                      0x00000029 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_6                                      0x0000002a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_7                                      0x0000002b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_8                                      0x0000002c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_9                                      0x0000002d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_10                                     0x0000002e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_11                                     0x0000002f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_12                                     0x00000030 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_TG_GRP_13                                     0x00000031 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_0                                     0x00000032 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_1                                     0x00000033 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_2                                     0x00000034 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_3                                     0x00000035 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_4                                     0x00000036 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_5                                     0x00000037 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_6                                     0x00000038 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_7                                     0x00000039 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VAF_GRP_8                                     0x0000003a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_0                                     0x0000003b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_1                                     0x0000003c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_2                                     0x0000003d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_3                                     0x0000003e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_4                                     0x0000003f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_5                                     0x00000040 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_6                                     0x00000041 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_7                                     0x00000042 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_8                                     0x00000043 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY1                                      0x00000044 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY2                                      0x00000045 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY3                                      0x00000046 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY4                                      0x00000047 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID1                                        0x00000048 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID2                                        0x00000049 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VALID3                                        0x0000004a /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY5                                      0x0000004b /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_PVLDRDY6                                      0x0000004c /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_9                                     0x0000004d /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_10                                    0x0000004e /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_VPC_GRP_11                                    0x0000004f /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_INIT                                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN                                               7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_INIT                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_TRUE                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PM_SELECT_CTL_EN_FALSE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE                                        0x00000058 /* RW-4R */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE                                        0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_INIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_TRUE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CACHE_ILWALIDATE_ENABLE_FALSE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_STREAM                                              0x0000005c /* RW-4R */
#define LW_PTPC_PRI_PE_VSC_STREAM_MASTER_PE                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_VSC_STREAM_MASTER_PE_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_VSC_STREAM_MASTER_PE_TRUE                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_VSC_STREAM_MASTER_PE_FALSE                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_STATUS                                                  0x00000060 /* R--4R */
#define LW_PTPC_PRI_PE_STATUS_PE                                                      2:0 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PE_INIT                                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_PIF                                                     5:3 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PIF_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_PIN                                                     8:6 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_PIN_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_VAF                                                    11:9 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_VAF_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_ACACHE                                                14:12 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_ACACHE_INIT                                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_STRI                                                  17:15 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_STRI_INIT                                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_TGA                                                   20:18 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_TGA_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_GSPILL                                                23:21 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_GSPILL_INIT                                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_GPULL                                                 26:24 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_GPULL_INIT                                       0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_STATUS_VSC                                                   29:27 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_VSC_INIT                                         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR                                 0x00000048 /* RW-4R */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_V                                     27:0 /* RWIVF */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_V_INIT                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID                                28:28 /* RWIVF */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_INIT                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_FALSE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_PIN_CB_GLOBAL_BASE_ADDR_VALID_TRUE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY                                         0x00000064 /* RW-4R */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI                                            1:0 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_FIRST                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_NORMAL                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_LAST                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_CPI_INIT                                0x00000002 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI                                           3:2 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_FIRST                              0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_NORMAL                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_LAST                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STRI_INIT                               0x00000002 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC                                            5:4 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_FIRST                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_NORMAL                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_LAST                                0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_VPC_INIT                                0x00000002 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GPULL                                          7:6 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GPULL_FIRST                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GPULL_NORMAL                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GPULL_LAST                              0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GPULL_INIT                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GSPILL                                         9:8 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GSPILL_FIRST                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GSPILL_NORMAL                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GSPILL_LAST                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_GSPILL_INIT                             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM                                       11:10 /* RWIVF */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_FIRST                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_NORMAL                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_LAST                             0x00000002 /* RW--V */
#define LW_PTPC_PRI_PE_L2_EVICT_POLICY_STREAM_INIT                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_TG                                                      0x00000080 /* RW-4R */
#define LW_PTPC_PRI_PE_TG_USE_SW_COMPUTED_GS_CONSTRAINT_V                             0:0 /* RWIVF */
#define LW_PTPC_PRI_PE_TG_USE_SW_COMPUTED_GS_CONSTRAINT_V_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_PE_TG_USE_SW_COMPUTED_GS_CONSTRAINT_V_DEFAULT              0x00000000 /* ----V */
#define LW_PTPC_PRI_PE_TG_CONSTRAINT_BALANCE_LOAD                                     1:1 /* RWIVF */
#define LW_PTPC_PRI_PE_TG_CONSTRAINT_BALANCE_LOAD_DISABLED                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_TG_CONSTRAINT_BALANCE_LOAD_ENABLED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_TG_CONSTRAINT_BALANCE_LOAD_INIT                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_PE_CG                                                      0x00000068 /* RW-4R */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_DLY_CNT                                             5:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN                                                  6:6 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN_ENABLED                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_IDLE_CG_EN_DISABLED                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN                                                 7:7 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_STATE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_STALL_CG_DLY_CNT                                           13:8 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_STALL_CG_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN                                               14:14 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_STALL_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN                                           15:15 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_QUIESCENT_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_WAKEUP_DLY_CNT                                            19:16 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_WAKEUP_DLY_CNT_HWINIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_CNT                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_CNT_FULLSPEED                              0x0000000f /* RWE-V */
#define LW_PTPC_PRI_PE_CG_DI_DT_SKEW_VAL                                            27:24 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_DI_DT_SKEW_VAL_HWINIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN                                              28:28 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER                                         29:29 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER_EN                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_THROT_CLK_SW_OVER_DIS                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN                                               30:30 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_PAUSE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN                                                31:31 /* RWEVF */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN_ENABLED                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG_HALT_CG_EN_DISABLED                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_CG1                                                     0x0000006c /* RW-4R */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN                                              0:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CG1_MONITOR_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG                                                      0x00000070 /* RW-4R */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_DLY_CNT                                           7:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_DLY_CNT_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG_ELPG_EN_OFFSET_CNT                                         15:8 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_ELPG_EN_OFFSET_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN                                              16:16 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_IDLE_BLPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP                                             17:17 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_DIS_EARLY_WUP_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN                                              18:18 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_DEEP_ELPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN                                              19:19 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_IDLE_ELPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_DIDT_DELAY                                                23:20 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_DIDT_DELAY_HWINIT                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_RESET_DURATION                                            26:24 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_RESET_DURATION_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_CLAMP_DELAY                                               29:27 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_CLAMP_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_ZONE_OFF_MASK                                             30:30 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_ZONE_OFF_MASK_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_PG_SOFT_GATING_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_PG1                                                     0x00000074 /* RW-4R */
#define LW_PTPC_PRI_PE_PG1_ZONE_SEQ                                                  23:0 /* RWEVF */
#define LW_PTPC_PRI_PE_PG1_ZONE_SEQ_HWINIT                                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_PE_PG1_ZONE_MASK                                                31:24 /* RWEVF */
#define LW_PTPC_PRI_PE_PG1_ZONE_MASK_HWINIT                                    0x000000ff /* RWE-V */
#define LW_PTPC_PRI_PE_HWW_ESR                                                 0x00000084 /* RW-4R */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR                                                0:0 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIF_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR                                                1:1 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_PIN_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR                                                2:2 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_VAF_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR                                             3:3 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR_NOT_PENDING                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_ACACHE_ERR_PENDING                              0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR                                               4:4 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_STRI_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR                                                 5:5 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR_NOT_PENDING                              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_TG_ERR_PENDING                                  0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR                                             6:6 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR_NOT_PENDING                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_GSPILL_ERR_PENDING                              0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR                                              7:7 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_GPULL_ERR_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR                                                8:8 /* R-EVF */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR_NOT_PENDING                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_PE_HWW_ESR_VSC_ERR_PENDING                                 0x00000001 /* R---V */
#define LW_PTPC_PRI_PE_HWW_ESR_RESET                                                30:30 /* -W-VF */
#define LW_PTPC_PRI_PE_HWW_ESR_RESET_TASK                                      0x00000001 /* -W--T */
#define LW_PTPC_PRI_PE_HWW_ESR_EN                                                   31:31 /* RWEVF */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_INIT                                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_DISABLE                                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_PE_HWW_ESR_EN_ENABLE                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_PE_CFG_SMID                                                0x00000088 /* RW-4R */
#define LW_PTPC_PRI_PE_CFG_SMID_VALUE                                                15:0 /* RWEVF */
#define LW_PTPC_PRI_PE_CFG_SMID_VALUE_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_PE_STATUS_EXT                                              0x0000008c /* R--4R */
#define LW_PTPC_PRI_PE_STATUS_EXT_TGB                                                 2:0 /* R-EVF */
#define LW_PTPC_PRI_PE_STATUS_EXT_TGB_INIT                                     0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR                                                0x0000048c /* RW-4R */
#define LW_PTPC_PRI_L1C_HWW_ESR_LOCAL_SZ                                              0:0 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_LOCAL_SZ_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_LOCAL_SZ_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_RD_ERR                                     1:1 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_RD_ERR_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_RD_ERR_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_WR_ERR                                     2:2 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_WR_ERR_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_GLOBAL_MAP_WR_ERR_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ACK_TRAP                                              3:3 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_ACK_TRAP_NOT_PENDING                           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ACK_TRAP_PENDING                               0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR                                               4:4 /* R-EVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ECC_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_RESET                                               30:30 /* -W-VF */
#define LW_PTPC_PRI_L1C_HWW_ESR_RESET_ACTIVE                                   0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN                                                  31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN_DISABLE                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_HWW_ESR_EN_ENABLE                                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_HWW_ESR_ADDR                                           0x00000490 /* RW-4R */
#define LW_PTPC_PRI_L1C_HWW_ESR_ADDR_VALUE                                           31:0 /* R-XVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ                                            0x00000494 /* RW-4R */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE                                            3:0 /* R-XVF */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_GLOBAL_STORE                        0x00000000 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_GLOBAL_LOAD                         0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_LOCAL_STORE                         0x00000002 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_LOCAL_LOAD                          0x00000003 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_MEMBAR                              0x00000004 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_GRED                                0x00000005 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_GATOM                               0x00000006 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_CACHE_CCTL                          0x00000007 /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_STACK_STORE                         0x0000000c /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_STACK_LOAD                          0x0000000d /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_OPCODE_FLUSH                               0x0000000f /* R---V */
#define LW_PTPC_PRI_L1C_HWW_ESR_REQ_SM_WARP_ID                                        9:4 /* R-XVF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR                                         0x00000498 /* RW-4R */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_FLUSH                                          0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_FLUSH_NOT_PENDING                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_FLUSH_PENDING                           0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_ILWALIDATE                                     1:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_ILWALIDATE_NOT_PENDING                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_ILWALIDATE_PENDING                      0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_CLEAR_LOCKBITS                                 2:2 /* RWEVF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_CLEAR_LOCKBITS_NOT_PENDING              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_CLEAR_LOCKBITS_PENDING                  0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_STATE                                          7:4 /* R--VF */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_STATE_RUN                               0x00000000 /* R---V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_STATE_HALTING                           0x00000001 /* R---V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_STATE_HALTED                            0x00000002 /* R---V */
#define LW_PTPC_PRI_L1C_CACHE_MGMT_CSR_STATE_FAULTED                           0x00000003 /* R---V */
#define LW_PTPC_PRI_L1C_REQ_STATUS                                             0x0000049c /* R--4R */
#define LW_PTPC_PRI_L1C_REQ_STATUS_PE_RD_PENDING                                      0:0 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_PE_WR_PENDING                                      1:1 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_FILL_PENDING                                       2:2 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_RMW_FILL_PENDING                                   3:3 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_CACHE_PULL_PENDING                                 4:4 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_WDB_PULL_PENDING                                   5:5 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_LG_VALID                                           6:6 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_LG_DIRTY                                           7:7 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_LG_FULL                                            8:8 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_PRT_FILL_PENDING                                   9:9 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_PRT_MISSGRANT_PENDING                            10:10 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_PRT_WRITE_PENDING                                11:11 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_MEMBAR_PENDING                                   12:12 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_DEFER                                            22:13 /* R--VF */
#define LW_PTPC_PRI_L1C_REQ_STATUS_INTERNAL                                         28:23 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS                                             0x000004a0 /* R--4R */
#define LW_PTPC_PRI_L1C_MMU_STATUS_ACKS_PENDING                                       0:0 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS_NACK                                               1:1 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS_NACK_SUBID                                        15:2 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS_ACKS_PENDING_COUNT                               22:16 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS_EVICTION_ACKS_PENDING                            23:23 /* R--VF */
#define LW_PTPC_PRI_L1C_MMU_STATUS_GLOBALSTORES_ACKS_PENDING                        24:24 /* R--VF */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS                                        0x000004a4 /* R--4R */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS_T2M_FIFO                                      5:0 /* R--VF */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS_FILL_FIFO                                    11:6 /* R--VF */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS_FILL_TABLE_FIFO                             18:12 /* R--VF */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS_PRT                                         25:19 /* R--VF */
#define LW_PTPC_PRI_L1C_RESOURCE_STATUS_WDB                                         30:26 /* R--VF */
#define LW_PTPC_PRI_L1C_PM                                                     0x000004a8 /* RW-4R */
#define LW_PTPC_PRI_L1C_PM_SEL                                                        5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PM_SEL_DM_STATS                                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_CACHED_LG_STATS                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_UNCACHED_LG_STATS                               0x00000002 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_STACK_STATS                                     0x00000003 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_MEMBAR                                          0x00000004 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_ACCEPT_DEFER                                    0x00000005 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_DEFER_REASON                                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_DEFER_REASON_SETID                              0x00000007 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_WATERMARKS                                      0x00000008 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_ARB_REQS_GNTS                                   0x00000009 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_ARB_EFFICIENCY                                  0x0000000a /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_ARB_WASTES                                      0x0000000b /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_ARB_INEFFICIENCY                                0x0000000c /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_GNI_FILL                                        0x0000000d /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C_STATUS                                      0x0000000e /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C_ACTIVITY                                    0x0000000f /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C_BLCG                                        0x00000010 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_TSTAGE_STATUS                                   0x00000011 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_PRT_STATUS                                      0x00000012 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_PRT_ACTIVITY                                    0x00000013 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_MSTAGE_STATUS                                   0x00000014 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_DSTAGE_STATUS                                   0x00000015 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C2SM                                          0x00000016 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C2MPCPEGNIC                                   0x00000017 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_FUNCTIONAL_0                                    0x00000018 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_FUNCTIONAL_1                                    0x00000019 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_0                                       0x0000001a /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_1                                       0x0000001b /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_2                                       0x0000001c /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_3                                       0x0000001d /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_4                                       0x0000001e /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_5                                       0x0000001f /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_6                                       0x00000020 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_LATENCY_7                                       0x00000021 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_BOTTLENECK                                      0x00000022 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_L1C2GNIC_CNT                                    0x00000023 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_SEL_INIT                                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PM_ENABLE                                                   31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_PM_ENABLE_ENABLE                                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_ENABLE_DISABLE                                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_PM_ENABLE_INIT                                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG                                                    0x000004b0 /* RW-4R */
#define LW_PTPC_PRI_L1C_DBG_UNCACHED                                                  0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_UNCACHED_EN                                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_UNCACHED_DIS                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_STREAMING_LD_CNT                                          2:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_STREAMING_LD_CNT_INIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_UNCACHED_LD_CNT                                           4:3 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_UNCACHED_LD_CNT_INIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_GLOBAL_ATOM_CNT                                           6:5 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_GLOBAL_ATOM_CNT_INIT                               0x00000002 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_NO_FILL_COALESCE                                          7:7 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_NO_FILL_COALESCE_EN                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_NO_FILL_COALESCE_DIS                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKA                                              8:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKA_EN                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKA_DIS                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKB                                              9:9 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKB_EN                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_NO_PRT_LINKB_DIS                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_FAST_MEMBARG                                            10:10 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_FAST_MEMBARG_EN                                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_FAST_MEMBARG_DIS                                   0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_DISABLE_ILWALIDATES                                     11:11 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_DISABLE_ILWALIDATES_EN                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_DISABLE_ILWALIDATES_DIS                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA0                                                    12:12 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA0_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA0_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA1                                                    13:13 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA1_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA1_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA2                                                    14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA2_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA2_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA3                                                    15:15 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA3_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA3_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA4                                                    16:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA4_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA4_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA5                                                    17:17 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA5_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA5_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA6                                                    18:18 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA6_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA6_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_CYA7                                                    19:19 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_CYA7_EN                                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DBG_CYA7_DIS                                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_DEPTH                                              0x000004b4 /* RW-4R */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_T2M_FIFO                                            5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_T2M_FIFO_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_FILL_FIFO                                          11:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_FILL_FIFO_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_PRT                                               18:12 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_PRT_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_WDB                                               24:19 /* RWEVF */
#define LW_PTPC_PRI_L1C_DBG_DEPTH_WDB_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG                                                    0x000004b8 /* RW-4R */
#define LW_PTPC_PRI_L1C_CFG_PE_PRIORITY                                               4:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_PE_PRIORITY_INIT                                   0x0000001f /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_PULL_TIMEOUT                                              9:5 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_PULL_TIMEOUT_INIT                                  0x0000001f /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_MEMBAR_WINDOW                                           14:10 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_MEMBAR_WINDOW_INIT                                 0x00000002 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_MEMBAR_WINDOW_PRESCALAR                                 16:15 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_MEMBAR_WINDOW_PRESCALAR_INIT                       0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_WM                                                 0x000004bc /* RW-4R */
#define LW_PTPC_PRI_L1C_CFG_WM_FILL_LOW_WATER                                         5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_WM_FILL_LOW_WATER_INIT                             0x00000006 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_WM_FILL_HIGH_WATER                                       11:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_WM_FILL_HIGH_WATER_INIT                            0x00000018 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_WM_PRT_HIGH_WATER                                       18:12 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_WM_PRT_HIGH_WATER_INIT                             0x00000033 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_WM_WDB_HIGH_WATER                                       24:19 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_WM_WDB_HIGH_WATER_INIT                             0x00000003 /* RWE-V */
#define LW_PTPC_PRI_L1C_CFG_WM_T2M_HIGH_WATER                                       30:25 /* RWEVF */
#define LW_PTPC_PRI_L1C_CFG_WM_T2M_HIGH_WATER_INIT                             0x00000014 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR                                                0x000004c0 /* RW-4R */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE                                                0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_EN                                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_DIS                                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_ENABLE_INIT                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC                                            1:1 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_EN                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_DIS                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_SEC_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED                                            2:2 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_EN                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_DIS                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_REPORT_DED_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB                                                 3:3 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_PENDING                                  0x00000001 /* -W--T */
#define LW_PTPC_PRI_L1C_ECC_CSR_SCRUB_NOT_PENDING                              0x00000000 /* -W--T */
#define LW_PTPC_PRI_L1C_ECC_CSR_BANK_SELECT                                           8:4 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_BANK_SELECT_INIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST                                            9:9 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_DISABLE                             0x00000000 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_ENABLE                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SNAP_FIRST_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_SEC_COUNT                                           23:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_SEC_COUNT_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_CSR_DED_COUNT                                           31:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_CSR_DED_COUNT_INIT                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_ERROR                                              0x000004c4 /* RW-4R */
#define LW_PTPC_PRI_L1C_ECC_ERROR_BANKMASK                                           31:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_ECC_ERROR_BANKMASK_INIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS                                            0x000004c8 /* R--4R */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS_INDEX                                             8:0 /* R-XVF */
#define LW_PTPC_PRI_L1C_ECC_ADDRESS_SYNDROME                                        30:24 /* R-XVF */
#define LW_PTPC_PRI_L1C_PRT_CG                                                 0x000004cc /* RW-4R */
#define LW_PTPC_PRI_L1C_PRT_CG_IDLE_CG_DLY_CNT                                        5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_IDLE_CG_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_IDLE_CG_EN                                             6:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_IDLE_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_IDLE_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_STATE_CG_EN                                            7:7 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_STATE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_STATE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_STALL_CG_DLY_CNT                                      13:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_STALL_CG_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_STALL_CG_EN                                          14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_STALL_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_STALL_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_QUIESCENT_CG_EN                                      15:15 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_QUIESCENT_CG_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_QUIESCENT_CG_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_WAKEUP_DLY_CNT                                       19:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_WAKEUP_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_CNT                                        23:20 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_CNT_FULLSPEED                         0x0000000f /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_DI_DT_SKEW_VAL                                       27:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_DI_DT_SKEW_VAL_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_EN                                         28:28 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_SW_OVER                                    29:29 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_SW_OVER_EN                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_THROT_CLK_SW_OVER_DIS                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_PAUSE_CG_EN                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_PAUSE_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_PAUSE_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG_HALT_CG_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG_HALT_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG_HALT_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PRT_CG1                                                0x000004d0 /* RW-4R */
#define LW_PTPC_PRI_L1C_PRT_CG1_MONITOR_CG_EN                                         0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PRT_CG1_MONITOR_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PRT_CG1_MONITOR_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG                                              0x000004d4 /* RW-4R */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_DLY_CNT                                     5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_DLY_CNT_HWINIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN                                          6:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_IDLE_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN                                         7:7 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STATE_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_DLY_CNT                                   13:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_DLY_CNT_HWINIT                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN                                       14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_STALL_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN                                   15:15 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN_ENABLED                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_QUIESCENT_CG_EN_DISABLED                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_WAKEUP_DLY_CNT                                    19:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_WAKEUP_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_CNT                                     23:20 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_CNT_FULLSPEED                      0x0000000f /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_DI_DT_SKEW_VAL                                    27:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_DI_DT_SKEW_VAL_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN                                      28:28 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_EN_DISABLED                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER                                 29:29 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER_EN                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_THROT_CLK_SW_OVER_DIS                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN                                       30:30 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_PAUSE_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN                                        31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG_HALT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1                                             0x000004d8 /* RW-4R */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN                                      0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN_ENABLED                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_DSTAGE_CG1_MONITOR_CG_EN_DISABLED                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG                                               0x000004dc /* RW-4R */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_DLY_CNT                                      5:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_DLY_CNT_HWINIT                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN                                           6:6 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_IDLE_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN                                          7:7 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STATE_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_DLY_CNT                                    13:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_DLY_CNT_HWINIT                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN                                        14:14 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_STALL_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN                                    15:15 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN_ENABLED                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_QUIESCENT_CG_EN_DISABLED                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_WAKEUP_DLY_CNT                                     19:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_WAKEUP_DLY_CNT_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_CNT                                      23:20 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_CNT_FULLSPEED                       0x0000000f /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_DI_DT_SKEW_VAL                                     27:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_DI_DT_SKEW_VAL_HWINIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN                                       28:28 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER                                  29:29 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER_EN                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_THROT_CLK_SW_OVER_DIS                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN                                        30:30 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_PAUSE_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG_HALT_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_WHOLE_CG1                                              0x000004e0 /* RW-4R */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN                                       0:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN_ENABLED                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_WHOLE_CG1_MONITOR_CG_EN_DISABLED                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG                                                     0x000004e4 /* RW-4R */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_DLY_CNT                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_DLY_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_ELPG_EN_OFFSET_CNT                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_ELPG_EN_OFFSET_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN                                             16:16 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_IDLE_BLPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP                                            17:17 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_DIS_EARLY_WUP_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN                                             18:18 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_DEEP_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN                                             19:19 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_IDLE_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_DIDT_DELAY                                               23:20 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_DIDT_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_RESET_DURATION                                           26:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_RESET_DURATION_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_CLAMP_DELAY                                              29:27 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_CLAMP_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_ZONE_OFF_MASK                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_ZONE_OFF_MASK_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_L1C_PG_SOFT_GATING_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_L1C_PG1                                                    0x000004f0 /* RW-4R */
#define LW_PTPC_PRI_L1C_PG1_ZONE_SEQ                                                 23:0 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG1_ZONE_SEQ_HWINIT                                    0x0000000a /* RWE-V */
#define LW_PTPC_PRI_L1C_PG1_ZONE_MASK                                               31:24 /* RWEVF */
#define LW_PTPC_PRI_L1C_PG1_ZONE_MASK_HWINIT                                   0x000000ff /* RWE-V */
#define LW_PTPC_PRI_L1C_REG1                                                   0x000004ec /* R--4R */
#define LW_PTPC_PRI_L1C_REG1_DATA_PENDING                                             7:0 /* R--VF */
#define LW_PTPC_PRI_L1C_CFG_SMID                                               0x000004e8 /* RW-4R */
#define LW_PTPC_PRI_L1C_CFG_SMID_VALUE                                               15:0 /* RWIVF */
#define LW_PTPC_PRI_L1C_CFG_SMID_VALUE_INIT                                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_L1C_CFG_READBACK                                           0x000004f4 /* RW-4R */
#define LW_PTPC_PRI_L1C_CFG_READBACK_DMSIZE                                           2:0 /* RWIVF */
#define LW_PTPC_PRI_L1C_CFG_READBACK_DMSIZE_INIT                               0x00000003 /* RWI-V */
#define LW_PTPC_PRI_L1C_CFG_READBACK_NWARPS                                           8:3 /* RWIVF */
#define LW_PTPC_PRI_L1C_CFG_READBACK_NWARPS_INIT                               0x00000030 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0                                              0x00000300 /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE0                                               2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE0_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE1                                               7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE1_INIT                                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE2                                             12:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE2_INIT                                   0x00000002 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE3                                             17:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE3_INIT                                   0x00000003 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE4                                             22:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE4_INIT                                   0x00000004 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE5                                             27:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP0_TILE5_INIT                                   0x00000005 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1                                              0x00000304 /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE6                                               2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE6_INIT                                   0x00000006 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE7                                               7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE7_INIT                                   0x00000007 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE8                                             12:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE8_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE9                                             17:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE9_INIT                                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE10                                            22:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE10_INIT                                  0x00000002 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE11                                            27:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP1_TILE11_INIT                                  0x00000003 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2                                              0x00000308 /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE12                                              2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE12_INIT                                  0x00000004 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE13                                              7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE13_INIT                                  0x00000005 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE14                                            12:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE14_INIT                                  0x00000006 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE15                                            17:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE15_INIT                                  0x00000007 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE16                                            22:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE16_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE17                                            27:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP2_TILE17_INIT                                  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3                                              0x0000030c /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE18                                              2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE18_INIT                                  0x00000002 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE19                                              7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE19_INIT                                  0x00000003 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE20                                            12:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE20_INIT                                  0x00000004 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE21                                            17:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE21_INIT                                  0x00000005 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE22                                            22:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE22_INIT                                  0x00000006 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE23                                            27:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP3_TILE23_INIT                                  0x00000007 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4                                              0x00000310 /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE24                                              2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE24_INIT                                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE25                                              7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE25_INIT                                  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE26                                            12:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE26_INIT                                  0x00000002 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE27                                            17:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE27_INIT                                  0x00000003 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE28                                            22:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE28_INIT                                  0x00000004 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE29                                            27:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP4_TILE29_INIT                                  0x00000005 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP5                                              0x00000314 /* RW-4R */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE30                                              2:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE30_INIT                                  0x00000006 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE31                                              7:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE31_INIT                                  0x00000007 /* RWI-V */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE32                                            12:10 /* RW-VF */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE33                                            17:15 /* RW-VF */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE34                                            22:20 /* RW-VF */
#define LW_PTPC_PRI_WWDX_GPC_MAP5_TILE35                                            27:25 /* RW-VF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG                                      0x000003d0 /* RW-4R */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_ROW_OFFSET                                  7:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_ROW_OFFSET_INIT                      0x00000003 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NUM_ENTRIES                                15:8 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NUM_ENTRIES_INIT                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NORMALIZED_NUM_ENTRIES                    20:16 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NORMALIZED_NUM_ENTRIES_INIT          0x00000010 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NORMALIZED_SHIFT_VALUE                    23:21 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_NORMALIZED_SHIFT_VALUE_INIT          0x00000004 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_COEFF5_MOD_VALUE                          28:24 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG_COEFF5_MOD_VALUE_INIT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_SM_NUM_RCP                                            0x000003d4 /* RW-4R */
#define LW_PTPC_PRI_WWDX_SM_NUM_RCP_CONSERVATIVE                                     23:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_SM_NUM_RCP_CONSERVATIVE__MAX                          0x00800000 /*       */
#define LW_PTPC_PRI_WWDX_SM_NUM_RCP_CONSERVATIVE_INIT                          0x00800000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_STATUS                                                0x000003d8 /* R--4R */
#define LW_PTPC_PRI_WWDX_STATUS_ALLOCATED_CBES                                        7:0 /* R--VF */
#define LW_PTPC_PRI_WWDX_STATUS_RELEASED_CBES                                        15:8 /* R--VF */
#define LW_PTPC_PRI_WWDX_STATUS_MODE                                                16:16 /* R--VF */
#define LW_PTPC_PRI_WWDX_STATUS_MODE_ALPHA                                     0x00000000 /* R---V */
#define LW_PTPC_PRI_WWDX_STATUS_MODE_BETA                                      0x00000001 /* R---V */
#define LW_PTPC_PRI_WWDX_PM                                                    0x000003dc /* RW-4R */
#define LW_PTPC_PRI_WWDX_PM_SELECT                                                    5:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP0                                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP1                                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP2                                        0x00000002 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP3                                        0x00000003 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP4                                        0x00000004 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP5                                        0x00000005 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP6                                        0x00000006 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP7                                        0x00000007 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP8                                        0x00000008 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP9                                        0x00000009 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP10                                       0x0000000a /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP11                                       0x0000000b /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP12                                       0x0000000c /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP13                                       0x0000000d /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP14                                       0x0000000e /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP15                                       0x0000000f /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP16                                       0x00000010 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP17                                       0x00000011 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP18                                       0x00000012 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP19                                       0x00000013 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP20                                       0x00000014 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP21                                       0x00000015 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP22                                       0x00000016 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP23                                       0x00000017 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP24                                       0x00000018 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP25                                       0x00000019 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP26                                       0x0000001a /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP27                                       0x0000001b /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP28                                       0x0000001c /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP29                                       0x0000001d /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP30                                       0x0000001e /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP31                                       0x0000001f /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP32                                       0x00000020 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP33                                       0x00000021 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP34                                       0x00000022 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP35                                       0x00000023 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_SELECT_GRP36                                       0x00000024 /* RW--V */
#define LW_PTPC_PRI_WWDX_PM_ENABLE                                                  31:31 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PM_ENABLE_OFF                                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PM_ENABLE_ON                                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CONFIG                                                0x000003e0 /* RW-4R */
#define LW_PTPC_PRI_WWDX_CONFIG_MIN_TASKS_IN_FLIGHT                                  21:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_CONFIG_MIN_TASKS_IN_FLIGHT_DEFAULT                    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_WWDX_CONFIG_TASK_THROTTLE_DISABLE                               22:22 /* RWIVF */
#define LW_PTPC_PRI_WWDX_CONFIG_TASK_THROTTLE_DISABLE_DEFAULT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_CONFIG_FORCE_PRIMS_TO_ALL_GPCS                             23:23 /* RWIVF */
#define LW_PTPC_PRI_WWDX_CONFIG_FORCE_PRIMS_TO_ALL_GPCS_DEFAULT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_CONFIG_FORCE_PRIMS_TO_ALL_GPCS_TRUE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2                                     0x000003e4 /* RW-4R */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF6_MOD_VALUE                           4:0 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF6_MOD_VALUE_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF7_MOD_VALUE                           9:5 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF7_MOD_VALUE_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF8_MOD_VALUE                         14:10 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF8_MOD_VALUE_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF9_MOD_VALUE                         19:15 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF9_MOD_VALUE_INIT               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF10_MOD_VALUE                        24:20 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF10_MOD_VALUE_INIT              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF11_MOD_VALUE                        29:25 /* RWIVF */
#define LW_PTPC_PRI_WWDX_MAP_TABLE_CONFIG2_COEFF11_MOD_VALUE_INIT              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_WWDX_CG                                                    0x000003e8 /* RW-4R */
#define LW_PTPC_PRI_WWDX_CG_IDLE_CG_DLY_CNT                                           5:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_IDLE_CG_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_IDLE_CG_EN                                                6:6 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_IDLE_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_IDLE_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_STATE_CG_EN                                               7:7 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_STATE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_STATE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_STALL_CG_DLY_CNT                                         13:8 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_STALL_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_STALL_CG_EN                                             14:14 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_STALL_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_STALL_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_QUIESCENT_CG_EN                                         15:15 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_QUIESCENT_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_QUIESCENT_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_WAKEUP_DLY_CNT                                          19:16 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_WAKEUP_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_CNT                                           23:20 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_CNT_FULLSPEED                            0x0000000f /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_DI_DT_SKEW_VAL                                          27:24 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_DI_DT_SKEW_VAL_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_EN                                            28:28 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_SW_OVER                                       29:29 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_SW_OVER_EN                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_THROT_CLK_SW_OVER_DIS                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_PAUSE_CG_EN                                             30:30 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_PAUSE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_PAUSE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG_HALT_CG_EN                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG_HALT_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG_HALT_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_CG1                                                   0x000003ec /* RW-4R */
#define LW_PTPC_PRI_WWDX_CG1_MONITOR_CG_EN                                            0:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_CG1_MONITOR_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_CG1_MONITOR_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG                                                    0x000003f0 /* RW-4R */
#define LW_PTPC_PRI_WWDX_PG_IDLE_BLPG_DLY_CNT                                         7:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_IDLE_BLPG_DLY_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_ELPG_EN_OFFSET_CNT                                       15:8 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_ELPG_EN_OFFSET_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_IDLE_BLPG_EN                                            16:16 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_IDLE_BLPG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PG_IDLE_BLPG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_DIS_EARLY_WUP                                           17:17 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_DIS_EARLY_WUP_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PG_DIS_EARLY_WUP_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_DEEP_ELPG_EN                                            18:18 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_DEEP_ELPG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PG_DEEP_ELPG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_IDLE_ELPG_EN                                            19:19 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_IDLE_ELPG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PG_IDLE_ELPG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_DIDT_DELAY                                              23:20 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_DIDT_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_RESET_DURATION                                          26:24 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_RESET_DURATION_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_CLAMP_DELAY                                             29:27 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_CLAMP_DELAY_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_ZONE_OFF_MASK                                           30:30 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_ZONE_OFF_MASK_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG_SOFT_GATING_EN                                          31:31 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG_SOFT_GATING_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_WWDX_PG_SOFT_GATING_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG1                                                   0x000003f4 /* RW-4R */
#define LW_PTPC_PRI_WWDX_PG1_ZONE_SEQ                                                23:0 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG1_ZONE_SEQ_HWINIT                                   0x0000000a /* RWE-V */
#define LW_PTPC_PRI_WWDX_PG1_ZONE_MASK                                              31:24 /* RWEVF */
#define LW_PTPC_PRI_WWDX_PG1_ZONE_MASK_HWINIT                                  0x000000ff /* RWE-V */
#define LW_PTPC_PRI_CBM_CONFIG                                                 0x00000520 /* RW-4R */
#define LW_PTPC_PRI_CBM_CONFIG_START_OFFSET                                          15:0 /* RWIVF */
#define LW_PTPC_PRI_CBM_CONFIG_START_OFFSET_INIT                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_CBM_CONFIG_SIZE                                                 27:16 /* RWIVF */
#define LW_PTPC_PRI_CBM_CONFIG_SIZE_INIT                                       0x00000000 /* RWI-V */
#define LW_PTPC_PRI_CBM_CONFIG_SIZE_DEFAULT                                    0x00000218 /* ----V */
#define LW_PTPC_PRI_CBM_CONFIG_SIZE_GRANULARITY                                0x00000020 /* ----V */
#define LW_PTPC_PRI_CBM_DEBUG                                                  0x00000524 /* RW-4R */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_TASK_OUTSTANDING_CBES_CNT                           5:0 /* RWIVF */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_TASK_OUTSTANDING_CBES_CNT_DEFAULT            0x0000003f /* RWI-V */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_TASK_OUTSTANDING_CBES_CNT_INIT               0x0000003f /* RW--V */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_PRIM_OUTSTANDING_CBES_CNT                          11:6 /* RWIVF */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_PRIM_OUTSTANDING_CBES_CNT_DEFAULT            0x0000003f /* RWI-V */
#define LW_PTPC_PRI_CBM_DEBUG_MAX_PRIM_OUTSTANDING_CBES_CNT_INIT               0x0000003f /* RW--V */
#define LW_PTPC_PRI_CBM_DEBUG_MIN_PRIM_OUTSTANDING_CBES_CNT                         17:12 /* RWIVF */
#define LW_PTPC_PRI_CBM_DEBUG_MIN_PRIM_OUTSTANDING_CBES_CNT_DEFAULT            0x00000001 /* RWI-V */
#define LW_PTPC_PRI_CBM_DEBUG_MIN_PRIM_OUTSTANDING_CBES_CNT_INIT               0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_DEBUG_PRIM_CBE_THROTTLE_DISABLE                             18:18 /* RWIVF */
#define LW_PTPC_PRI_CBM_DEBUG_PRIM_CBE_THROTTLE_DISABLE_DEFAULT                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_CBM_DEBUG_PRIM_CBE_THROTTLE_DISABLE_INIT                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_CBM_STATUS                                                 0x00000528 /* R--4R */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_COUNT                                       7:0 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_SPACE                                      20:8 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_FSM                                       27:24 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_MODE                                      28:28 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_MODE_TASK                            0x00000000 /* R---V */
#define LW_PTPC_PRI_CBM_STATUS_ALLOCATTED_MODE_PRIM                            0x00000001 /* R---V */
#define LW_PTPC_PRI_CBM_STATUS_SIZE_GT_MAX_HANG                                     29:29 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_SIZE_GT_MAX_HANG_NOT_HUNG                       0x00000000 /* R---V */
#define LW_PTPC_PRI_CBM_STATUS_SIZE_GT_MAX_HANG_HUNG                           0x00000001 /* R---V */
#define LW_PTPC_PRI_CBM_PM                                                     0x0000052c /* RW-4R */
#define LW_PTPC_PRI_CBM_PM_SELECT                                                     3:0 /* RWEVF */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP0                                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP1                                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP2                                         0x00000002 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP3                                         0x00000003 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP4                                         0x00000004 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP5                                         0x00000005 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP6                                         0x00000006 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP7                                         0x00000007 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP8                                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP9                                         0x00000009 /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP10                                        0x0000000a /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP11                                        0x0000000b /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_GRP12                                        0x0000000c /* RW--V */
#define LW_PTPC_PRI_CBM_PM_SELECT_MAX                                          0x0000000c /* RW--V */
#define LW_PTPC_PRI_CBM_PM_ENABLE                                                   31:31 /* RWEVF */
#define LW_PTPC_PRI_CBM_PM_ENABLE_OFF                                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PM_ENABLE_ON                                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG                                                     0x00000530 /* RW-4R */
#define LW_PTPC_PRI_CBM_CG_IDLE_CG_DLY_CNT                                            5:0 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_IDLE_CG_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_IDLE_CG_EN                                                 6:6 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_IDLE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_IDLE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_STATE_CG_EN                                                7:7 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_STATE_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_STATE_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_STALL_CG_DLY_CNT                                          13:8 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_STALL_CG_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_STALL_CG_EN                                              14:14 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_STALL_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_STALL_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_QUIESCENT_CG_EN                                          15:15 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_QUIESCENT_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_QUIESCENT_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_WAKEUP_DLY_CNT                                           19:16 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_WAKEUP_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_CNT                                            23:20 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_CNT_FULLSPEED                             0x0000000f /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_DI_DT_SKEW_VAL                                           27:24 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_DI_DT_SKEW_VAL_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_EN                                             28:28 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_SW_OVER                                        29:29 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_SW_OVER_EN                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_THROT_CLK_SW_OVER_DIS                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_PAUSE_CG_EN                                              30:30 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_PAUSE_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_PAUSE_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG_HALT_CG_EN                                               31:31 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG_HALT_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG_HALT_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_CG1                                                    0x00000534 /* RW-4R */
#define LW_PTPC_PRI_CBM_CG1_MONITOR_CG_EN                                             0:0 /* RWEVF */
#define LW_PTPC_PRI_CBM_CG1_MONITOR_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_CG1_MONITOR_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG                                                     0x00000538 /* RW-4R */
#define LW_PTPC_PRI_CBM_PG_IDLE_BLPG_DLY_CNT                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_IDLE_BLPG_DLY_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_ELPG_EN_OFFSET_CNT                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_ELPG_EN_OFFSET_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_IDLE_BLPG_EN                                             16:16 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_IDLE_BLPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PG_IDLE_BLPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_DIS_EARLY_WUP                                            17:17 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_DIS_EARLY_WUP_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PG_DIS_EARLY_WUP_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_DEEP_ELPG_EN                                             18:18 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_DEEP_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PG_DEEP_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_IDLE_ELPG_EN                                             19:19 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_IDLE_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PG_IDLE_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_DIDT_DELAY                                               23:20 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_DIDT_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_RESET_DURATION                                           26:24 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_RESET_DURATION_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_CLAMP_DELAY                                              29:27 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_CLAMP_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_ZONE_OFF_MASK                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_ZONE_OFF_MASK_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG_SOFT_GATING_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG_SOFT_GATING_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_CBM_PG_SOFT_GATING_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_CBM_PG1                                                    0x00000540 /* RW-4R */
#define LW_PTPC_PRI_CBM_PG1_ZONE_SEQ                                                 23:0 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG1_ZONE_SEQ_HWINIT                                    0x0000000a /* RWE-V */
#define LW_PTPC_PRI_CBM_PG1_ZONE_MASK                                               31:24 /* RWEVF */
#define LW_PTPC_PRI_CBM_PG1_ZONE_MASK_HWINIT                                   0x000000ff /* RWE-V */
#define LW_PTPC_PRI_CBM_STATUS_CBM                                             0x0000053c /* R--4R */
#define LW_PTPC_PRI_CBM_STATUS_CBM_ALLOC_ALLOC                                        2:0 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_ALLOC_ILWFIFO                                      6:4 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_PE2CBMGR_VSC                                      10:8 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_CBMGR2PE_VSC                                     14:12 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_CBMGR2PE_PIN                                     18:16 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_PE2CBMGR_ILWACK                                  22:20 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_WWDX2CBMGR                                       26:24 /* R--VF */
#define LW_PTPC_PRI_CBM_STATUS_CBM_ALLOC                                            30:28 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG                                              0x00000400 /* RW-4R */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC                                   0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SINGLE_ISBE_ALLOC_INIT                       0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER                                       1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_BUNDLE_FILTER_INIT                           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS                                        2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS_DISABLED                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS_ENABLED                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SET_COUNTERS_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SPARE                                              31:3 /* RWIVF */
#define LW_PTPC_PRI_MPC_VTG_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG                                              0x00000404 /* RW-4R */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA                                          0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA_DISABLE                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA_ENABLE                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SINGLE_CTA_INIT                              0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE                                     1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE_DISABLE                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_OOO_TEXTURE_INIT                         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID                                 2:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_CTA_VERSION_BY_GRID_INIT                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SPARE                                              31:3 /* RWIVF */
#define LW_PTPC_PRI_MPC_PIX_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG                                              0x00000408 /* RW-4R */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP                                         0:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP_ENABLE                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SINGLE_WARP_INIT                             0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP                                 1:1 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_FORCE_ODD_EVEN_WARP_INIT                     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SPARE                                              31:2 /* RWIVF */
#define LW_PTPC_PRI_MPC_WLU_DEBUG_SPARE_INIT                                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_PM_CTRL                                                0x0000040c /* RW-4R */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL                                                   5:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_BLOCK                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_PIX_BLOCK                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_VTG_BLOCK                           0x00000002 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_WLU_BLOCK                           0x00000003 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_STATUS_CG_PG_WAKEUP                        0x00000004 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2SM_0                                   0x00000005 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2SM_1_MPC2GPM_MPC2L1C                   0x00000006 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2PE_0                                   0x00000007 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_MPC2PE_1                                   0x00000008 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_0                               0x00000009 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_1                               0x0000000a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_2                               0x0000000b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FULL_FIFOS_3                               0x0000000c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_INTERNAL_PVLD_PRDY_0                       0x0000000d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_0                         0x0000000e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_1                         0x0000000f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_2                         0x00000010 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_3                         0x00000011 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_4                         0x00000012 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_5                         0x00000013 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_6                         0x00000014 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_COUNTS_7                         0x00000015 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_ATTRIBUTES_REQUESTED_DIV4              0x00000016 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_PIXEL_RF_ALLOCATIONS                   0x00000017 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_NUMBER_OF_SUBTILES_PRIMS_PIXEL_WARPS   0x00000018 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_VTG_THROUGHPUT_0                       0x00000019 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_VTG_THROUGHPUT_1                       0x0000001a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_TOTAL_WARP_LAUNCHES                    0x0000001b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_COMPUTE_GRF_DIV4_ALLOCATED             0x0000001c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_ACTIVE_QUADS_IN_PIX_WARPS  0x0000001d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_CTAS_IN_FLIGHT            0x0000001e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_0  0x0000001f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_1  0x00000020 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_2  0x00000021 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_HISTOGRAM_OF_THREADS_ACTIVE_IN_WARP_3  0x00000022 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_WORK_REMOVAL_0                         0x00000023 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_0                          0x00000024 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_1                          0x00000025 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_2                          0x00000026 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_STALL_LIMIT_3                          0x00000027 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_RES_LIMIT                              0x00000028 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_INTERNAL_EVENTS                        0x00000029 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_LATENCY_TRACKING_INTERNAL              0x0000002a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_EXP_LATENCY_TO_DONE                        0x0000002b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_0                      0x0000002c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_1                      0x0000002d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_2                      0x0000002e /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_3                      0x0000002f /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_4                      0x00000030 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_5                      0x00000031 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SPM_VER_STALL_LIMIT_6                      0x00000032 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_0                             0x00000033 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_1                             0x00000034 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_2                             0x00000035 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_3                             0x00000036 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_SM_RESOURCES_4                             0x00000037 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_ALPHA_BETA_CLOCKS                          0x00000038 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_0                              0x00000039 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_1                              0x0000003a /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_FIFOS_STALL_2                              0x0000003b /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_TPC_RESOURCES_0                            0x0000003c /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_TPC_RESOURCES_1                            0x0000003d /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_SEL_INIT                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE                                              31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE_ENABLE                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE_DISABLE                                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_MPC_PM_CTRL_ENABLE_INIT                                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_STATUS                                                 0x00000410 /* R--4R */
#define LW_PTPC_PRI_MPC_STATUS_TOP_STATUS                                             2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_VTG_STATUS                                             5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_PIX_STATUS                                             8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_STATUS_WLU_STATUS                                            11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS                                             0x00000414 /* R--4R */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ALPHA_STATUS                                       2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_BETA_STATUS                                        5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ISBMGR_STATUS                                      8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_SMIO_STATUS                                       11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE                                             12:12 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE_ALPHA                                  0x00000000 /* R---V */
#define LW_PTPC_PRI_MPC_VTG_STATUS_MODE_BETA                                   0x00000001 /* R---V */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAFA_OUTSTANDING                                 16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAFB_OUTSTANDING                                 17:17 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ISBCP_OUTSTANDING                                18:18 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_ISBTI_OUTSTANDING                                19:19 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSC_ALPHA_OUTSTANDING                            20:20 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VAF_BETA_OUTSTANDING                             21:21 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TGBFILL_OUTSTANDING                              22:22 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_GSPILL_OUTSTANDING                               23:23 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSC_BETA_OUTSTANDING                             24:24 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSA_WARP_OUTSTANDING                             25:25 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_VSB_WARP_OUTSTANDING                             26:26 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TI_WARP_OUTSTANDING                              27:27 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_TS_WARP_OUTSTANDING                              28:28 /* R--VF */
#define LW_PTPC_PRI_MPC_VTG_STATUS_GS_WARP_OUTSTANDING                              29:29 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS                                             0x00000418 /* R--4R */
#define LW_PTPC_PRI_MPC_PIX_STATUS_TRAM_STATUS                                        2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_INPUT_STATUS                                       5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_LAUNCH_STATUS                                      8:6 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_OUTPUT_STATUS                                     11:9 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_TRAMFILL_OUTSTANDING                             16:16 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_START_XY_OUTSTANDING                             17:17 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_PS_WARP_OUTSTANDING                              18:18 /* R--VF */
#define LW_PTPC_PRI_MPC_PIX_STATUS_DQUAD_UNLOAD_OUTSTANDING                         19:19 /* R--VF */
#define LW_PTPC_PRI_MPC_WLU_STATUS                                             0x0000041c /* R--4R */
#define LW_PTPC_PRI_MPC_WLU_STATUS_VTG_STATUS                                         2:0 /* R--VF */
#define LW_PTPC_PRI_MPC_WLU_STATUS_PIX_STATUS                                         5:3 /* R--VF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER                                      0x00000420 /* RW-4R */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_START_ADDR                                 15:0 /* RWIVF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_START_ADDR_INIT                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_END_ADDR                                  31:16 /* RWIVF */
#define LW_PTPC_PRI_MPC_CYA_BUNDLE_FILTER_END_ADDR_INIT                        0x00000000 /* RWI-V */
#define LW_PTPC_PRI_MPC_CG                                                     0x00000470 /* RW-4R */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_DLY_CNT                                            5:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN                                                 6:6 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_IDLE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN                                                7:7 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_STATE_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_DLY_CNT                                          13:8 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN                                              14:14 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_STALL_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN                                          15:15 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_QUIESCENT_CG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_WAKEUP_DLY_CNT                                           19:16 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_WAKEUP_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_CNT                                            23:20 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_CNT_FULLSPEED                             0x0000000f /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_DI_DT_SKEW_VAL                                           27:24 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_DI_DT_SKEW_VAL_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN                                             28:28 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER                                        29:29 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER_EN                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_THROT_CLK_SW_OVER_DIS                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN                                              30:30 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_PAUSE_CG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN                                               31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG_HALT_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_CG1                                                    0x00000474 /* RW-4R */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN                                             0:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_CG1_MONITOR_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG                                                     0x00000478 /* RW-4R */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_DLY_CNT                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_DLY_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_ELPG_EN_OFFSET_CNT                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_ELPG_EN_OFFSET_CNT_HWINIT                           0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN                                             16:16 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_IDLE_BLPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP                                            17:17 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_DIS_EARLY_WUP_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN                                             18:18 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_DEEP_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN                                             19:19 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_IDLE_ELPG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_DIDT_DELAY                                               23:20 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_DIDT_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_RESET_DURATION                                           26:24 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_RESET_DURATION_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_CLAMP_DELAY                                              29:27 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_CLAMP_DELAY_HWINIT                                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_ZONE_OFF_MASK                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_ZONE_OFF_MASK_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN                                           31:31 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_MPC_PG_SOFT_GATING_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_MPC_PG1                                                    0x0000047c /* RW-4R */
#define LW_PTPC_PRI_MPC_PG1_ZONE_SEQ                                                 23:0 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG1_ZONE_SEQ_HWINIT                                    0x0000000a /* RWE-V */
#define LW_PTPC_PRI_MPC_PG1_ZONE_MASK                                               31:24 /* RWEVF */
#define LW_PTPC_PRI_MPC_PG1_ZONE_MASK_HWINIT                                   0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL                                                 0x00000600 /* RW-4R */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL                                                    6:0 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_STATUS_ACTIVITY                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_NOP_TRIG_GRP0                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_NOP_TRIG_GRP1                           0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_PG                                       0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_CG                                       0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_SUBUNIT_PG_CG                            0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_ERRORS                                   0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_STATUS_ACTIVITY                         0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_STATUS_ACTIVITY                         0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_STATUS_ACTIVITY                         0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_STATUS_ACTIVITY                         0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM2TEXGCC                                   0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM2GPM                                      0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM2MPCMISC                                  0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_TOTAL_WARP_COUNT                            0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_TOTAL_ODD_WARP_COUNT                        0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_TOTAL_EVEN_WARP_COUNT                       0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_INST_TYPE                               0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_FETCH_ACTIVITY1                         0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_FETCH_ACTIVITY2                         0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_FETCH_ACTIVITY3                         0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_ACTIVITY_ODD1                    0x00000015 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_ACTIVITY_ODD2                    0x00000016 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_ACTIVITY_EVEN                    0x00000017 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_ACTIVITY_EVEN2                   0x00000018 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_COUNTS1                          0x00000019 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_BRANCH_COUNTS2                          0x0000001a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_WARP_HISTO                              0x0000001b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_ACTIVITY                                0x0000001c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_FETCH_STALL                             0x0000001d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_WARP0                                   0x0000001e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_WARP1                                   0x0000001f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_ODD_WARPS                               0x00000020 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_EVEN_WARPS                              0x00000021 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_WARP0_EFF                               0x00000022 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_WARP1_EFF                               0x00000023 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_ACTIVE_WARPS                                0x00000024 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_ACTIVE_SUBTILES                             0x00000025 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_LAUNCHED                                    0x00000026 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP_ISSUE_HOLES                        0x00000027 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP_ISSUE_HOLES_LONG                   0x00000028 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP_ISSUE_ELIGIBLE                     0x00000029 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP_ISSUE_STATUS                       0x0000002a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INGRESS                                 0x0000002b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ISSUE_ACTIVITY                          0x0000002c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_DECODED                            0x0000002d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_DECODED2                           0x0000002e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_EVEN_THREADS                       0x0000002f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_ODD_THREADS                        0x00000030 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_FETCH_REJECT                            0x00000031 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_RETIRE_INST_TYPE                        0x00000032 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_RD_RETIRE_EFF                           0x00000033 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WR_RETIRE_EFF                           0x00000034 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP0_STALL0                            0x00000035 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP0_STALL1                            0x00000036 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP0_EFF                               0x00000037 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP1_STALL0                            0x00000038 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP1_STALL1                            0x00000039 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_WARP1_EFF                               0x0000003a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_NO_INST                   0x0000003b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_INTERLOCK_LONG            0x0000003c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_INTERLOCK_SHORT           0x0000003d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_REISSUE                   0x0000003e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_DSM_Q_FULL                0x0000003f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_TEX_Q_FULL                0x00000040 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_TEX_REQ_TABLE_FULL        0x00000041 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_TILE                      0x00000042 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_TEX_SIDE                  0x00000043 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_ISSUE_THROTTLE            0x00000044 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_BARRIER                   0x00000045 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_L1_SLEEP                  0x00000046 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_EVEN_NO_ISSUE_OTHER                     0x00000047 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_NO_INST                    0x00000048 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_INTERLOCK_LONG             0x00000049 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_INTERLOCK_SHORT            0x0000004a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_REISSUE                    0x0000004b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_DSM_Q_FULL                 0x0000004c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_TEX_Q_FULL                 0x0000004d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_TEX_REQ_TABLE_FULL         0x0000004e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_TILE                       0x0000004f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_TEX_SIDE                   0x00000050 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_ISSUE_THROTTLE             0x00000051 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_BARRIER                    0x00000052 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_L1_SLEEP                   0x00000053 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_ODD_NO_ISSUE_OTHER                      0x00000054 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_TYPE_DECODED                       0x00000055 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_INST_TYPE_ISSUED                        0x00000056 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_ACTIVITY                                0x00000057 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_STALLS                                  0x00000058 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_ODD_ACTIVITY                            0x00000059 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_EVEN_ACTIVITY                           0x0000005a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_DISPATCH_TYPE                           0x0000005b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_DISPATCH_EFF                            0x0000005c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_RF_RD_HISTO                             0x0000005d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_RF_WR_HISTO                             0x0000005e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_RF_WR_HISTO_PORT                        0x0000005f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_EVEN_COLL                               0x00000060 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_ODD_COLL                                0x00000061 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_DSM_IMC_STATS                               0x00000062 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_L1_STATS1                               0x00000063 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_L1_STATS2                               0x00000064 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_L1_STATS3                               0x00000065 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_L1_STATS4                               0x00000066 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_IDC_STATS1                              0x00000067 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_IDC_STATS2                              0x00000068 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_AGU_IDC_STATS3                              0x00000069 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SL_L1_STATS1                                0x0000006a /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SL_L1_STATS3                                0x0000006b /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SL_L1_STATS4                                0x0000006c /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_TEX_STATS                               0x0000006d /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_TEX_EXEC_LATENCY                        0x0000006e /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_TEX_DUMMY_LATENCY                       0x0000006f /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_CDP_STATS                               0x00000070 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SLT_CDP_STATS_2                             0x00000071 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_PIXEL_KILL                              0x00000072 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_PIXEL_KILL_ODD                          0x00000073 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_FET_PIXEL_KILL_EVEN                         0x00000074 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SCH_DECODED_ALPHA_BETA                      0x00000075 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_BLCG_STATUS0                             0x00000076 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_BLCG_STATUS2                             0x00000077 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_SM_BLCG_STATUS3                             0x00000078 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_SEL_INIT                                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PM_CTRL_ENABLE                                               31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_PM_CTRL_ENABLE_ENABLE                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_ENABLE_DISABLE                                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_PM_CTRL_ENABLE_INIT                                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0                           0x00000604 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP0                             7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP0_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP1                            15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP1_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP2                           23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP2_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP3                           31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL0_GRP3_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1                           0x00000608 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP4                             7:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP4_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP5                            15:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP5_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP6                           23:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP6_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP7                           31:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL_SEL1_GRP7_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0                                            0x0000060c /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE                                   0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE_FALSE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_SM_IN_TRAP_MODE_TRUE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH                                         1:1 /* R-IVF */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH_NOT_DONE                         0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DBGR_STATUS0_CRS_FLUSH_DONE                             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0                                           0x00000610 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE                                    0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE_OFF                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_DEBUGGER_MODE_ON                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP                                 1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP_ENABLE                   0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_WARP_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM                                   2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_ON_ANY_SM_DISABLE                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE                                 3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE_ENABLE                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SINGLE_STEP_MODE_DISABLE                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT                              4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_TIMEOUT_DISABLE               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR                               5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR_ENABLE                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_INCORPORATE_ECCERR_DISABLE                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SKIP_IDLE_WARP_DETECT                          29:29 /* -WIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_SKIP_IDLE_WARP_DETECT_TASK                0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_RUN_TRIGGER                                    30:30 /* -WIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_RUN_TRIGGER_TASK                          0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER                                   31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER_ENABLE                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DBGR_CONTROL0_STOP_TRIGGER_DISABLE                      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_0                                  0x00000614 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_0_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_1                                  0x00000618 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_1_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_2                                  0x0000061c /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_2_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_3                                  0x00000620 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_WARP_VALID_MASK_3_V                                      31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_0                                   0x00000624 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_0_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_1                                   0x00000628 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_1_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_2                                   0x0000062c /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_2_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_3                                   0x00000630 /* RW-4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_PAUSE_MASK_3_V                                       31:0 /* RWXVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_0                                    0x00000634 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_0_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_1                                    0x00000638 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_1_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_2                                    0x0000063c /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_2_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_3                                    0x00000640 /* R--4R */
#define LW_PTPC_PRI_SM_DBGR_BPT_TRAP_MASK_3_V                                        31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK                                0x00000644 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR                           1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR_REPORT             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_STACK_ERROR_NO_REPORT          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR                       2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_API_STACK_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR                 3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR_REPORT   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_RET_EMPTY_STACK_ERROR_NO_REPORT  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP                               4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP_REPORT                 0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_WRAP_NO_REPORT              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC                         5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC_REPORT           0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_PC_NO_REPORT        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW                           6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW_REPORT             0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_PC_OVERFLOW_NO_REPORT          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR                  7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR_REPORT    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_IMMC_ADDR_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG                        8:8 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG_REPORT          0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_REG_NO_REPORT       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING                9:9 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_ENCODING_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO             10:10 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_SPH_INSTR_COMBO_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM                 11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM_REPORT     0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR                  12:12 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_REPORT      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_NO_REPORT   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG                             13:13 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG_REPORT                 0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_REG_NO_REPORT              0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR                            14:14 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR_REPORT                0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_OOR_ADDR_NO_REPORT             0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR                     15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR_REPORT         0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_MISALIGNED_ADDR_NO_REPORT      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE                  16:16 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE_REPORT      0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_ADDR_SPACE_NO_REPORT   0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2                17:17 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2_REPORT    0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILLEGAL_INSTR_PARAM2_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC              18:18 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC_REPORT  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_ILWALID_CONST_ADDR_LDC_NO_REPORT  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR                   19:19 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR_REPORT       0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_GEOMETRY_SM_ERROR_NO_REPORT    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT                           20:20 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT_REPORT               0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_REPORT_MASK_DIVERGENT_NO_REPORT            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR                                            0x00000648 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR                                            15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_NONE                                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_STACK_ERROR                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_API_STACK_ERROR                      0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_RET_EMPTY_STACK_ERROR                0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_PC_WRAP                              0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_PC                        0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_PC_OVERFLOW                          0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_IMMC_ADDR                 0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_REG                       0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_ENCODING               0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_SPH_INSTR_COMBO              0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM                  0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_CONST_ADDR                   0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_OOR_REG                              0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_OOR_ADDR                             0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_MISALIGNED_ADDR                      0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_ADDR_SPACE                   0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM2                 0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_ILWALID_CONST_ADDR_LDC               0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_GEOMETRY_SM_ERROR                    0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_ERROR_DIVERGENT                            0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_WARP_ID                                         21:16 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_WARP_ESR_WARP_ID_INIT                               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK                              0x0000064c /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT                      0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT_REPORT        0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_SM_TO_SM_FAULT_NO_REPORT     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR                            1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR_REPORT              0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_L1_ERROR_NO_REPORT           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS                2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_MULTIPLE_WARP_ERRORS_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR       3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR_REPORT  0x00000001 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_PHYSICAL_STACK_OVERFLOW_ERROR_NO_REPORT  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR                     29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_SEC_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR                     30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_ECC_DED_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR                     31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR_REPORT         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_REPORT_MASK_TIMEOUT_ERROR_NO_REPORT      0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR                                          0x00000650 /* RW-4R */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT                                  0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT_NOT_PENDING               0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_SM_TO_SM_FAULT_PENDING                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR                                        1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR_NOT_PENDING                     0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_L1_ERROR_PENDING                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS                            2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS_NOT_PENDING         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_MULTIPLE_WARP_ERRORS_PENDING             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR                   3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR_NOT_PENDING  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_PHYSICAL_STACK_OVERFLOW_ERROR_PENDING    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR                                 29:29 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR_NO_PENDING                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_SEC_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR                                 30:30 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR_NO_PENDING                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_ECC_DED_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR                                 31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR_NOT_PENDING                0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_HWW_GLOBAL_ESR_TIMEOUT_ERROR_PENDING                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_BPT_CALL_BASE_ADDR                                      0x00000654 /* RW-4R */
#define LW_PTPC_PRI_SM_BPT_CALL_BASE_ADDR_V                                          31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_BPT_CALL_BASE_ADDR_V_INIT                               0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_BPT_TRAP_ADDR                                           0x00000658 /* RW-4R */
#define LW_PTPC_PRI_SM_BPT_TRAP_ADDR_V                                               31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_BPT_TRAP_ADDR_V_INIT                                    0x00000000 /* R-I-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0                               0x0000065c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK0                               2:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK0_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0                                3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE0_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK1                               6:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK1_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1                                7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE1_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK2                              10:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK2_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2                              11:11 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE2_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK3                             14:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK3_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3                              15:15 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE3_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK4                             18:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK4_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE4                              19:19 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE4_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK5                             22:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK5_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE5                              23:23 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE5_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK6                             26:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK6_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE6                              27:27 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE6_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK7                             30:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_BLOCK7_INIT                   0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE7                              31:31 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL0_EDGE7_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1                               0x00000660 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC0                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC0_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC1                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL1_FUNC1_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2                               0x00000664 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC2                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC2_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC3                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL2_FUNC3_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3                               0x00000668 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC4                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC4_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC5                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL3_FUNC5_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4                               0x0000066c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC6                               15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC6_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC7                              31:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_CONTROL4_FUNC7_INIT                    0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS                                 0x00000670 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW0                              0:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW0_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW1                              1:1 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW1_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW2                              2:2 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW2_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW3                              3:3 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW3_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW4                              4:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW4_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW5                              5:5 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW5_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW6                              6:6 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW6_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW7                              7:7 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER_STATUS_OVERFLOW7_INIT                  0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0                                       0x00000674 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1                                       0x00000678 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2                                       0x0000067c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3                                       0x00000680 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4                                       0x00000684 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5                                       0x00000688 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6                                       0x0000068c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7                                       0x00000690 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_VALUE                                       31:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_VALUE_INIT                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_CONFIG                                                  0x00000698 /* RW-4R */
#define LW_PTPC_PRI_SM_CONFIG_SM_ID                                                  15:0 /* RWEVF */
#define LW_PTPC_PRI_SM_CONFIG_SM_ID_INIT                                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_ARCH                                                    0x0000069c /* R--4R */
#define LW_PTPC_PRI_SM_ARCH_WARP_COUNT                                                7:0 /* R--UF */
#define LW_PTPC_PRI_SM_MACHINE_ID0                                             0x000006a0 /* RW-4R */
#define LW_PTPC_PRI_SM_MACHINE_ID0_V                                                 31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_MACHINE_ID0_V_INIT                                      0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL                                           0x000006a4 /* RW-4R */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE                                0:0 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE_TASK                    0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_ICACHE_INIT                    0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDX_CCACHE                            1:1 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDX_CCACHE_TASK                0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IDX_CCACHE_INIT                0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0                           2:2 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE0_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1                           3:3 /* -WEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1_TASK               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_ILWALIDATE_IMM_CCACHE1_INIT               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION                               8:8 /* RWEVF */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_ENABLED                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_DISABLED               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_CACHE_CONTROL_CACHE_ILWALIDATION_INIT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL                                             0x000006a8 /* RW-4R */
#define LW_PTPC_PRI_SM_FET_CONTROL_ONE_IPC_FETCH                                      3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_ONE_IPC_FETCH_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_ONE_IPC_FETCH_DISABLE                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_ONE_IPC_FETCH_INIT                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL                                            7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_STATE_BASED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_FORCE_TO_DISABLE                    0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_FORCE_TO_ENABLE                     0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_KILL_INIT                                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_ZOMBIE_OPT                                     11:8 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_ZOMBIE_OPT_ENABLE                        0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_ZOMBIE_OPT_DISABLE                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_PS_ZOMBIE_OPT_INIT                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_FETCH_BYPASS                                     15:12 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_FETCH_BYPASS_ENABLE                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_FETCH_BYPASS_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_FETCH_BYPASS_INIT                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM                                  16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_DISABLE                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_FET_CONTROL_SKIP_CRS_CHKSUM_INIT                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL                                             0x000006ac /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_CONTROL_SCHEDULING_MODE                                    3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_SCHEDULING_MODE_OLDEST                      0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_SCHEDULING_MODE_ROUND_ROBIN                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_SCHEDULING_MODE_CREDIT                      0x00000002 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_SCHEDULING_MODE_INIT                        0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_IN_ORDER                                           7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_IN_ORDER_ENABLE                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_IN_ORDER_DISABLE                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_IN_ORDER_INIT                               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_IPC_ISSUE                                     11:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_IPC_ISSUE_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_IPC_ISSUE_DISABLE                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_INST_IN_DSM                                  15:12 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_INST_IN_DSM_ENABLE                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_INST_IN_DSM_DISABLE                     0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_ONE_INST_IN_DSM_INIT                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION                                 19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION_FULL_SPEED                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION_HALF_SPEED                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION_QUARTER_SPEED              0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION_DISABLE                    0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_DOUBLE_PRECISION_INIT                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_RF_BANK_SWIZZLE                                  23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_RF_BANK_SWIZZLE_ENABLE                      0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_RF_BANK_SWIZZLE_DISABLE                     0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_RF_BANK_SWIZZLE_INIT                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_FAST_BAR                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_FAST_BAR_ENABLE                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_FAST_BAR_DISABLE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_FAST_BAR_INIT                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_CTA_TILE_AGE                                     31:28 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_CONTROL_CTA_TILE_AGE_ENABLE                         0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_CTA_TILE_AGE_DISABLE                        0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_CONTROL_CTA_TILE_AGE_INIT                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL                                             0x000006b0 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SFU_FMUL                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SFU_FMUL_ENABLE                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SFU_FMUL_DISABLE                            0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SFU_FMUL_INIT                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SECOND_ALU                                         1:1 /* RWEVF */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SECOND_ALU_ENABLE                           0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SECOND_ALU_DISABLE                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_SECOND_ALU_INIT                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_ALL_BUBBLE_EMPTY                                   2:2 /* RWEVF */
#define LW_PTPC_PRI_SM_DSM_CONTROL_ALL_BUBBLE_EMPTY_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_ALL_BUBBLE_EMPTY_DISABLE                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DSM_CONTROL_ALL_BUBBLE_EMPTY_INIT                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL                                         0x000006b4 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN                                      3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_ENABLE                        0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_DISABLE                       0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_MASTER_EN_INIT                          0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT                              7:4 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_DISABLE               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SINGLE_ERR_REPORT_INIT                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT                             11:8 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_ENABLE                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_DISABLE               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DOUBLE_ERR_REPORT_INIT                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB                                        12:12 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_TASK                              0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_SCRUB_INIT                              0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP                                     16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_ENABLE                         0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_DISABLE                        0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_CONTROL_DED_STOP_INIT                           0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS                                          0x000006b8 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED                             4:4 /* R-EVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_NOT_PENDING          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_DETECTED_PENDING              0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED                             8:8 /* R-EVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_NOT_PENDING          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_DETECTED_PENDING              0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB                                         12:12 /* R-EVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_PASSED                             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SCRUB_FAILED                             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW                   20:20 /* R-EVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW_NOT_PENDING  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_SINGLE_ERR_COUNTER_OVERFLOW_PENDING      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW                   24:24 /* R-EVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW_NOT_PENDING  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_DOUBLE_ERR_COUNTER_OVERFLOW_PENDING      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET                                         30:30 /* -WEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET_TASK                               0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_LRF_ECC_STATUS_RESET_INIT                               0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT                                0x000006bc /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT_V                                    31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_SINGLE_ERR_COUNT_V_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT                                0x000006c0 /* RW-4R */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT_V                                    31:0 /* RWEVF */
#define LW_PTPC_PRI_SM_LRF_ECC_DOUBLE_ERR_COUNT_V_INIT                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_LRF_ECC_ADDRESS                                         0x000006c4 /* R--4R */
#define LW_PTPC_PRI_SM_LRF_ECC_ADDRESS_INDEX                                          9:0 /* R-XVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_LOW                                      0x000006c8 /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_LOW_FU                                          7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_LOW_AGU                                        15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_LOW_XLU                                       23:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_LOW_FFMA                                      31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH                                     0x000006d0 /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH_FU                                         7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH_AGU                                       15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH_XLU                                      23:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH_XLU_HW_DEFAULT                      0x0000000e /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SHADOW_DSM_HIGH_FFMA                                     31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL                                       0x000006d4 /* RW-4R */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SHADOW_DSM                                   3:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SHADOW_DSM_ENABLE                     0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SHADOW_DSM_DISABLE                    0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SHADOW_DSM_INIT                       0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_MATCH                               4:4 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_MATCH_ENABLE                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_MATCH_DISABLE                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_MATCH_INIT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TEX                                 5:5 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TEX_ENABLE                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TEX_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TEX_INIT                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TILE                                6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TILE_ENABLE                  0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TILE_DISABLE                 0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TILE_INIT                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_PHASE                               7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_PHASE_ENABLE                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_PHASE_DISABLE                0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_PHASE_INIT                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT                            15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_DISABLE              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_8                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_16                   0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_24                   0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_32                   0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_40                   0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_48                   0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_56                   0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_TEX_HASH_TIMEOUT_64                   0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_NEW_INST_BYPASS                            19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_NEW_INST_BYPASS_ENABLE                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_NEW_INST_BYPASS_DISABLE               0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_NEW_INST_BYPASS_INIT                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SUBTILE_HOLD                               23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SUBTILE_HOLD_ENABLE                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SUBTILE_HOLD_DISABLE                  0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_SUBTILE_HOLD_INIT                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_FC_NONBLOCK                                27:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_FC_NONBLOCK_ENABLE                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_FC_NONBLOCK_DISABLE                   0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_SCH_SCHED_CONTROL_FC_NONBLOCK_INIT                      0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_AGU_CONTROL                                             0x000006dc /* RW-4R */
#define LW_PTPC_PRI_SM_AGU_CONTROL_ISBE_VECTOR_MASK                                   0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_AGU_CONTROL_ISBE_VECTOR_MASK_DISABLE                    0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_AGU_CONTROL_ISBE_VECTOR_MASK_ENABLE                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_AGU_CONTROL_ISBE_VECTOR_MASK_INIT                       0x00000000 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ESR                                                0x00000700 /* RW-4R */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR                                               0:0 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR                                               1:1 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ERR                                               2:2 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ERR                                               3:3 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_ECC_ERR                                               4:4 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_ECC_ERR_NOT_PENDING                            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_ECC_ERR_PENDING                                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_RESET                                               30:30 /* -WEVF */
#define LW_PTPC_PRI_SM_INFO_ESR_RESET_TASK                                     0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_INFO_ESR_RESET_INIT                                     0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET                                            0x00000704 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_UNDERFLOW                                     0:0 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_UNDERFLOW_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_UNDERFLOW_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_MEMORY_OVERFLOW                               1:1 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_MEMORY_OVERFLOW_PENDING                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_MEMORY_OVERFLOW_NOT_PENDING            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_CORRUPTED                                     2:2 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_CORRUPTED_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_CRS_CORRUPTED_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_STACK_ERROR                                       3:3 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_STACK_ERROR_PENDING                        0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_STACK_ERROR_NOT_PENDING                    0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_API_STACK_ERROR                                   4:4 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_API_STACK_ERROR_PENDING                    0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_API_STACK_ERROR_NOT_PENDING                0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_WRAP                                           5:5 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_WRAP_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_WRAP_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_MISALIGNED_PC                                     6:6 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_MISALIGNED_PC_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_MISALIGNED_PC_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_BREAKPOINT                                        7:7 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_BREAKPOINT_PENDING                         0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_BREAKPOINT_NOT_PENDING                     0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_INTERRUPT                                         8:8 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_INTERRUPT_PENDING                          0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_INTERRUPT_NOT_PENDING                      0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_TIMEOUT                                           9:9 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_TIMEOUT_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_TIMEOUT_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_OVERFLOW                                     10:10 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_OVERFLOW_PENDING                        0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_PC_OVERFLOW_NOT_PENDING                    0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ILLEGAL_INSTR_ENC                               11:11 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ILLEGAL_INSTR_ENC_PENDING                  0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ILLEGAL_INSTR_ENC_NOT_PENDING              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_INST_ADDR                              0x00000708 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_INST_ADDR_V                                  31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_WARP_ID                                0x0000070c /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_FET_ERR_WARP_ID_V                                     5:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH                                            0x00000710 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_IMMC_ADDR                              0:0 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_IMMC_ADDR_NOT_PENDING           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_IMMC_ADDR_PENDING               0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_REG                                    1:1 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_REG_NOT_PENDING                 0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_MISALIGNED_REG_PENDING                     0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_ENCODING                            2:2 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_ENCODING_NOT_PENDING         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_ENCODING_PENDING             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_SPH_INSTR_COMBO                           3:3 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_SPH_INSTR_COMBO_NOT_PENDING        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_SPH_INSTR_COMBO_PENDING            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_KILL                                4:4 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_KILL_NOT_PENDING             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_KILL_PENDING                 0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_PARAM                               5:5 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_PARAM_NOT_PENDING            0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_INSTR_PARAM_PENDING                0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILWALID_CONST_ADDR                                6:6 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILWALID_CONST_ADDR_NOT_PENDING             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILWALID_CONST_ADDR_PENDING                 0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_OOR_REG                                           7:7 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_OOR_REG_NOT_PENDING                        0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_OOR_REG_PENDING                            0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_DP_INSTR                                  8:8 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_DP_INSTR_NOT_PENDING               0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ILLEGAL_DP_INSTR_PENDING                   0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_IB_OVERFLOW                                       9:9 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_IB_OVERFLOW_NOT_PENDING                    0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_IB_OVERFLOW_PENDING                        0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_RETIRE_EMPTY_IB_SLOT                            10:10 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_RETIRE_EMPTY_IB_SLOT_NOT_PENDING           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_RETIRE_EMPTY_IB_SLOT_PENDING               0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ISSUE_SLEEPING_IB_SLOT                          11:11 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ISSUE_SLEEPING_IB_SLOT_NOT_PENDING         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ISSUE_SLEEPING_IB_SLOT_PENDING             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_ADDR                              0x00000714 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_ADDR_V                                  31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_WARP_ID                                0x00000718 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_WARP_ID_V                                     5:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_DATA_LO                           0x0000071c /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_DATA_LO_V                               31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_DATA_HI                           0x00000720 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SCH_ERR_INST_DATA_HI_V                               31:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT                                            0x00000724 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_OOR_ADDR                                          0:0 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_OOR_ADDR_NOT_PENDING                       0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_OOR_ADDR_PENDING                           0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_MISALIGNED_ADDR                                   1:1 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_MISALIGNED_ADDR_NOT_PENDING                0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_MISALIGNED_ADDR_PENDING                    0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_ADDR_SPACE                                2:2 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_ADDR_SPACE_NOT_PENDING             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_ADDR_SPACE_PENDING                 0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILLEGAL_INSTR_PARAM2                              3:3 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILLEGAL_INSTR_PARAM2_NOT_PENDING           0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILLEGAL_INSTR_PARAM2_PENDING               0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_CONST_ADDR_LDC                            4:4 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_CONST_ADDR_LDC_NOT_PENDING         0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_ILWALID_CONST_ADDR_LDC_PENDING             0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_GEOMETRY_SM_ERROR                                 5:5 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_GEOMETRY_SM_ERROR_NOT_PENDING              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_SLT_GEOMETRY_SM_ERROR_PENDING                  0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS                                     0x00000728 /* R--4R */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_ICC                                        2:0 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_IMC0                                       5:3 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_IMC1                                       8:6 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_IDC                                       11:9 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_GIF                                      14:12 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_PIC                                      17:15 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_RFA                                      20:18 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_DSM                                      23:21 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_SLTP                                     26:24 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_SLTT                                     29:27 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_DATAPATH                                 30:30 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_SUBUNIT_STATUS_AGUALL                                   31:31 /* R-XVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM                                            0x0000072c /* RW-4R */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR                                      5:0 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_NONE                          0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_EVEN_IQ_OVERFLOW              0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_ODD_IQ_OVERFLOW               0x00000002 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_TEXQ_OVERFLOW                 0x00000003 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_RF_WB_CONFLICT                0x00000004 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_EVEN_BR_CONFLICT              0x00000005 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_ODD_BR_CONFLICT               0x00000006 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_IDC_SKID_OVERFLOW             0x00000007 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_ECC_TRAV_COLLIDE              0x00000008 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_DISP_SLOT_CONFLICT            0x00000009 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_EVEN_PRED_CONFLICT            0x0000000a /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_ODD_PRED_CONFLICT             0x0000000b /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_INTERNAL_ERR_SKID_RET_CONFLICT             0x0000000c /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_IQ_OVERFLOW                                  6:6 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_IQ_OVERFLOW_PENDING                   0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_IQ_OVERFLOW_NOT_PENDING               0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_IQ_OVERFLOW                                   7:7 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_IQ_OVERFLOW_PENDING                    0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_IQ_OVERFLOW_NOT_PENDING                0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_TEXQ_OVERFLOW                                     8:8 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_TEXQ_OVERFLOW_PENDING                      0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_TEXQ_OVERFLOW_NOT_PENDING                  0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_RF_WB_CONFLICT                                   15:9 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_RF_WB_CONFLICT_NOT_PENDING                 0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_BR_CONFLICT                                16:16 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_BR_CONFLICT_PENDING                   0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_BR_CONFLICT_NOT_PENDING               0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_BR_CONFLICT                                 17:17 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_BR_CONFLICT_PENDING                    0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_BR_CONFLICT_NOT_PENDING                0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_IDC_SKID_OVERFLOW                               18:18 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_IDC_SKID_OVERFLOW_PENDING                  0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_IDC_SKID_OVERFLOW_NOT_PENDING              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ECC_TRAV_COLLIDE                                19:19 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ECC_TRAV_COLLIDE_PENDING                   0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ECC_TRAV_COLLIDE_NOT_PENDING               0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_DISP_SLOT_CONFLICT                              20:20 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_DISP_SLOT_CONFLICT_PENDING                 0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_DISP_SLOT_CONFLICT_NOT_PENDING             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_PRED_CONFLICT                              21:21 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_PRED_CONFLICT_PENDING                 0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_EVEN_PRED_CONFLICT_NOT_PENDING             0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_PRED_CONFLICT                               22:22 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_PRED_CONFLICT_PENDING                  0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_ODD_PRED_CONFLICT_NOT_PENDING              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_SKID_RET_CONFLICT                               23:23 /* R-EVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_SKID_RET_CONFLICT_PENDING                  0x00000001 /* R---V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_SKID_RET_CONFLICT_NOT_PENDING              0x00000000 /* R-E-V */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_RESET                                           30:30 /* -WEVF */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_RESET_TASK                                 0x00000001 /* -W--T */
#define LW_PTPC_PRI_SM_INFO_ESR_DSM_RESET_INIT                                 0x00000000 /* -WE-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL                               0x00000730 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER0_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL                               0x00000734 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER1_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL                               0x00000738 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER2_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL                               0x0000073c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER3_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL                               0x00000740 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER4_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL                               0x00000744 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER5_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL                               0x00000748 /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER6_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL                               0x0000074c /* RW-4R */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_GRP                             3:0 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_SIG                             7:4 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT0_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_GRP                            11:8 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_SIG                           15:12 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT1_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_GRP                           19:16 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_SIG                           23:20 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT2_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_GRP                           27:24 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_GRP_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_SIG                           31:28 /* RWIVF */
#define LW_PTPC_PRI_SM_DSM_PERF_COUNTER7_CONTROL_BIT3_SIG_INIT                 0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR                                       0x00000750 /* RW-4R */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR                                       15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_NONE                            0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_STACK_ERROR                     0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_API_STACK_ERROR                 0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_RET_EMPTY_STACK_ERROR           0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_PC_WRAP                         0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_MISALIGNED_PC                   0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_PC_OVERFLOW                     0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_MISALIGNED_IMMC_ADDR            0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_MISALIGNED_REG                  0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILLEGAL_INSTR_ENCODING          0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILLEGAL_SPH_INSTR_COMBO         0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM             0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILWALID_CONST_ADDR              0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_OOR_REG                         0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_OOR_ADDR                        0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_MISALIGNED_ADDR                 0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILWALID_ADDR_SPACE              0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM2            0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_ILWALID_CONST_ADDR_LDC          0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_GEOMETRY_SM_ERROR               0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_ERROR_DIVERGENT                       0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_WARP_ID                                    21:16 /* RWIVF */
#define LW_PTPC_PRI_SM_INFO_ODD_WARP_ESR_WARP_ID_INIT                          0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR                                      0x00000754 /* RW-4R */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR                                      15:0 /* RWIVF */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_NONE                           0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_STACK_ERROR                    0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_API_STACK_ERROR                0x00000002 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_RET_EMPTY_STACK_ERROR          0x00000003 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_PC_WRAP                        0x00000004 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_MISALIGNED_PC                  0x00000005 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_PC_OVERFLOW                    0x00000006 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_MISALIGNED_IMMC_ADDR           0x00000007 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_MISALIGNED_REG                 0x00000008 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILLEGAL_INSTR_ENCODING         0x00000009 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILLEGAL_SPH_INSTR_COMBO        0x0000000a /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM            0x0000000b /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILWALID_CONST_ADDR             0x0000000c /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_OOR_REG                        0x0000000d /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_OOR_ADDR                       0x0000000e /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_MISALIGNED_ADDR                0x0000000f /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILWALID_ADDR_SPACE             0x00000010 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILLEGAL_INSTR_PARAM2           0x00000011 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_ILWALID_CONST_ADDR_LDC         0x00000012 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_GEOMETRY_SM_ERROR              0x00000013 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_ERROR_DIVERGENT                      0x00000014 /* RW--V */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_WARP_ID                                   21:16 /* RWIVF */
#define LW_PTPC_PRI_SM_INFO_EVEN_WARP_ESR_WARP_ID_INIT                         0x00000000 /* RWI-V */
#define LW_PTPC_PRI_SM_CG                                                      0x000007c0 /* RW-4R */
#define LW_PTPC_PRI_SM_CG_IDLE_CG_DLY_CNT                                             5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_IDLE_CG_DLY_CNT_HWINIT                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_IDLE_CG_EN                                                  6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_IDLE_CG_EN_ENABLED                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_IDLE_CG_EN_DISABLED                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_STATE_CG_EN                                                 7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_STATE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_STATE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_STALL_CG_DLY_CNT                                           13:8 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_STALL_CG_DLY_CNT_HWINIT                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_STALL_CG_EN                                               14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_STALL_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_STALL_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_QUIESCENT_CG_EN                                           15:15 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_QUIESCENT_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_QUIESCENT_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_WAKEUP_DLY_CNT                                            19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_WAKEUP_DLY_CNT_HWINIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_CNT                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_CNT_FULLSPEED                              0x0000000f /* RWE-V */
#define LW_PTPC_PRI_SM_CG_DI_DT_SKEW_VAL                                            27:24 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_DI_DT_SKEW_VAL_HWINIT                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_EN                                              28:28 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_SW_OVER                                         29:29 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_SW_OVER_EN                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_THROT_CLK_SW_OVER_DIS                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_PAUSE_CG_EN                                               30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_PAUSE_CG_EN_ENABLED                                  0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_PAUSE_CG_EN_DISABLED                                 0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG_HALT_CG_EN                                                31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_CG_HALT_CG_EN_ENABLED                                   0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG_HALT_CG_EN_DISABLED                                  0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_CG1                                                     0x000007c4 /* RW-4R */
#define LW_PTPC_PRI_SM_CG1_MONITOR_CG_EN                                              0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_CG1_MONITOR_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_CG1_MONITOR_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG                                                      0x000007c8 /* RW-4R */
#define LW_PTPC_PRI_SM_PG_IDLE_BLPG_DLY_CNT                                           7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_IDLE_BLPG_DLY_CNT_HWINIT                             0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_PG_ELPG_EN_OFFSET_CNT                                         15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_ELPG_EN_OFFSET_CNT_HWINIT                            0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_PG_IDLE_BLPG_EN                                              16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_IDLE_BLPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PG_IDLE_BLPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_DIS_EARLY_WUP                                             17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_DIS_EARLY_WUP_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PG_DIS_EARLY_WUP_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_DEEP_ELPG_EN                                              18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_DEEP_ELPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PG_DEEP_ELPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_IDLE_ELPG_EN                                              19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_IDLE_ELPG_EN_ENABLED                                 0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PG_IDLE_ELPG_EN_DISABLED                                0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_DIDT_DELAY                                                23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_DIDT_DELAY_HWINIT                                    0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_RESET_DURATION                                            26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_RESET_DURATION_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_CLAMP_DELAY                                               29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_CLAMP_DELAY_HWINIT                                   0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_ZONE_OFF_MASK                                             30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_ZONE_OFF_MASK_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_PG_SOFT_GATING_EN                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_PG_SOFT_GATING_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_PG_SOFT_GATING_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_PG1                                                     0x000007cc /* RW-4R */
#define LW_PTPC_PRI_SM_PG1_ZONE_SEQ                                                  23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_PG1_ZONE_SEQ_HWINIT                                     0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_PG1_ZONE_MASK                                                31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_PG1_ZONE_MASK_HWINIT                                    0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG                                                   0x000007d4 /* RW-4R */
#define LW_PTPC_PRI_SM_DP_CG_IDLE_CG_DLY_CNT                                          5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_IDLE_CG_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_IDLE_CG_EN                                               6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_IDLE_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_IDLE_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_STATE_CG_EN                                              7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_STATE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_STATE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_STALL_CG_DLY_CNT                                        13:8 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_STALL_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_STALL_CG_EN                                            14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_STALL_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_STALL_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_QUIESCENT_CG_EN                                        15:15 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_QUIESCENT_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_QUIESCENT_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_WAKEUP_DLY_CNT                                         19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_WAKEUP_DLY_CNT_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_CNT                                          23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_CNT_FULLSPEED                           0x0000000f /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_DI_DT_SKEW_VAL                                         27:24 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_DI_DT_SKEW_VAL_HWINIT                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_EN                                           28:28 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_SW_OVER                                      29:29 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_SW_OVER_EN                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_THROT_CLK_SW_OVER_DIS                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_PAUSE_CG_EN                                            30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_PAUSE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_PAUSE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG_HALT_CG_EN                                             31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG_HALT_CG_EN_ENABLED                                0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG_HALT_CG_EN_DISABLED                               0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_CG1                                                  0x000007d8 /* RW-4R */
#define LW_PTPC_PRI_SM_DP_CG1_MONITOR_CG_EN                                           0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_CG1_MONITOR_CG_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_CG1_MONITOR_CG_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG                                                   0x000007dc /* RW-4R */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_BLPG_DLY_CNT                                        7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_BLPG_DLY_CNT_HWINIT                          0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_ELPG_EN_OFFSET_CNT                                      15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_ELPG_EN_OFFSET_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_BLPG_EN                                           16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_BLPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_BLPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_DIS_EARLY_WUP                                          17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_DIS_EARLY_WUP_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_PG_DIS_EARLY_WUP_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_DEEP_ELPG_EN                                           18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_DEEP_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_PG_DEEP_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_ELPG_EN                                           19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_ELPG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_PG_IDLE_ELPG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_DIDT_DELAY                                             23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_DIDT_DELAY_HWINIT                                 0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_RESET_DURATION                                         26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_RESET_DURATION_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_CLAMP_DELAY                                            29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_CLAMP_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_ZONE_OFF_MASK                                          30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_ZONE_OFF_MASK_HWINIT                              0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG_SOFT_GATING_EN                                         31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG_SOFT_GATING_EN_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_DP_PG_SOFT_GATING_EN_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG1                                                  0x000007e0 /* RW-4R */
#define LW_PTPC_PRI_SM_DP_PG1_ZONE_SEQ                                               23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG1_ZONE_SEQ_HWINIT                                  0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_DP_PG1_ZONE_MASK                                             31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_DP_PG1_ZONE_MASK_HWINIT                                 0x000000ff /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG                                                  0x000007e8 /* RW-4R */
#define LW_PTPC_PRI_SM_SLT_CG_IDLE_CG_DLY_CNT                                         5:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_IDLE_CG_DLY_CNT_HWINIT                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_IDLE_CG_EN                                              6:6 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_IDLE_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_IDLE_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_STATE_CG_EN                                             7:7 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_STATE_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_STATE_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_STALL_CG_DLY_CNT                                       13:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_STALL_CG_DLY_CNT_HWINIT                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_STALL_CG_EN                                           14:14 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_STALL_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_STALL_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_QUIESCENT_CG_EN                                       15:15 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_QUIESCENT_CG_EN_ENABLED                          0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_QUIESCENT_CG_EN_DISABLED                         0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_WAKEUP_DLY_CNT                                        19:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_WAKEUP_DLY_CNT_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_CNT                                         23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_CNT_FULLSPEED                          0x0000000f /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_DI_DT_SKEW_VAL                                        27:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_DI_DT_SKEW_VAL_HWINIT                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_EN                                          28:28 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_SW_OVER                                     29:29 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_SW_OVER_EN                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_THROT_CLK_SW_OVER_DIS                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_PAUSE_CG_EN                                           30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_PAUSE_CG_EN_ENABLED                              0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_PAUSE_CG_EN_DISABLED                             0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG_HALT_CG_EN                                            31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG_HALT_CG_EN_ENABLED                               0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG_HALT_CG_EN_DISABLED                              0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_CG1                                                 0x000007ec /* RW-4R */
#define LW_PTPC_PRI_SM_SLT_CG1_MONITOR_CG_EN                                          0:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_CG1_MONITOR_CG_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_CG1_MONITOR_CG_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG                                                  0x000007f0 /* RW-4R */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_BLPG_DLY_CNT                                       7:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_BLPG_DLY_CNT_HWINIT                         0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_ELPG_EN_OFFSET_CNT                                     15:8 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_ELPG_EN_OFFSET_CNT_HWINIT                        0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_BLPG_EN                                          16:16 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_BLPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_BLPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_DIS_EARLY_WUP                                         17:17 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_DIS_EARLY_WUP_ENABLED                            0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_PG_DIS_EARLY_WUP_DISABLED                           0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_DEEP_ELPG_EN                                          18:18 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_DEEP_ELPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_PG_DEEP_ELPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_ELPG_EN                                          19:19 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_ELPG_EN_ENABLED                             0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_PG_IDLE_ELPG_EN_DISABLED                            0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_DIDT_DELAY                                            23:20 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_DIDT_DELAY_HWINIT                                0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_RESET_DURATION                                        26:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_RESET_DURATION_HWINIT                            0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_CLAMP_DELAY                                           29:27 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_CLAMP_DELAY_HWINIT                               0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_ZONE_OFF_MASK                                         30:30 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_ZONE_OFF_MASK_HWINIT                             0x00000001 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG_SOFT_GATING_EN                                        31:31 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG_SOFT_GATING_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PTPC_PRI_SM_SLT_PG_SOFT_GATING_EN_DISABLED                          0x00000000 /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG1                                                 0x000007f4 /* RW-4R */
#define LW_PTPC_PRI_SM_SLT_PG1_ZONE_SEQ                                              23:0 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG1_ZONE_SEQ_HWINIT                                 0x0000000a /* RWE-V */
#define LW_PTPC_PRI_SM_SLT_PG1_ZONE_MASK                                            31:24 /* RWEVF */
#define LW_PTPC_PRI_SM_SLT_PG1_ZONE_MASK_HWINIT                                0x000000ff /* RWE-V */

#endif //
