Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Semester 2/Prak. Rangkaian Logika 2/forloop/tugas4_tb_isim_beh.exe -prj D:/Semester 2/Prak. Rangkaian Logika 2/forloop/tugas4_tb_beh.prj work.tugas4_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Semester 2/Prak. Rangkaian Logika 2/forloop/tugas4.vhd" into library work
Parsing VHDL file "D:/Semester 2/Prak. Rangkaian Logika 2/forloop/tugas4_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity tugas4 [tugas4_default]
Compiling architecture behavior of entity tugas4_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Semester 2/Prak. Rangkaian Logika 2/forloop/tugas4_tb_isim_beh.exe
Fuse Memory Usage: 34252 KB
Fuse CPU Usage: 1171 ms
