<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    destructor="destructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="zynq_7000-qspi"
    nbyte="F"
    recursive="F"
    releasestatus="0"
    saveRestore="F"
    vendor="xilinx.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="Zynq 7000 Quad-SPI Registers and incorporates Flash Memory (Spansion and Micron) for Zync zc702/zc706 boards"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="This model implements the full set of registers but not all flash memory accesses are supported."/>
        <doctext name="txt_1"
            text="The model is tested using Xilinx Example Project for R/W a QPSI memory on ZC702 platform using Polled and Interrupt driven Transfers.
    https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/qspips/examples"/>
        <doctext name="txt_2"
            text="The AXI mode of operation is not tested. There is no write protection implemented for memory access when in AXI mode."/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="Zynq-7000 TRM (https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)"/>
        <doctext name="txt_1"
            text="https://xilinx.github.io/embeddedsw.github.io/qspips/doc/html/api/index.html"/>
    </docsection>
    <formalattribute name="image"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify a file to initialize flash memory. String of form &lt;file&gt;[@&lt;offset&gt;]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="imageout"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify a file to write the flash memory at the end of simulation. String of form &lt;file&gt;[@&lt;offset&gt;][:&lt;size&gt;]"/>
        </docsection>
    </formalattribute>
    <formalattribute defaultvalue="micron"
        name="flash"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the type of flash memory, &apos;spansion&apos; or &apos;micron&apos; (default)"/>
        </docsection>
        <docsection name="doc_1"
            text="Limitations">
            <doctext name="txt"
                text="The Spansion Flash memory device is not tested."/>
            <doctext name="txt_1"
                text="The Micron flash memory device is tested using the Xilinx example program."/>
        </docsection>
    </formalattribute>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="bpAXI"
        size="0x2000000">
        <addressblock name="abm"
            size="0x2000000"
            width="32">
            <localmemory name="flash"
                size="0x2000000"/>
        </addressblock>
    </busslaveport>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="bpAPB"
        size="0x1000">
        <addressblock name="ab"
            size="0x1000"
            width="32">
            <localmemory name="buffer"
                readfunction="regNoDefinitionRead"
                size="0x1000"
                writefunction="regNoDefinitionWrite"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Config_reg"
                nbyte="F"
                width="32"
                writefunction="wrConfig"
                writemask="2215247871">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="QSPI configuration register"/>
                </docsection>
                <field access="rw"
                    bitoffset="31"
                    name="leg_flsh"
                    width="1"/>
                <field access="rw"
                    bitoffset="26"
                    name="endian"
                    width="1"/>
                <field access="rw"
                    bitoffset="19"
                    name="holdb_dr"
                    width="1"/>
                <field access="rw"
                    bitoffset="16"
                    name="man_start_com"
                    width="1"/>
                <field access="rw"
                    bitoffset="15"
                    name="manual_cs"
                    width="1"/>
                <field access="rw"
                    bitoffset="10"
                    name="pcs"
                    width="1"/>
                <field access="rw"
                    bitoffset="8"
                    name="ref_clk"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="fifo_width"
                    width="2"/>
                <field access="rw"
                    bitoffset="3"
                    name="baud_rate_dic"
                    width="3"/>
                <field access="rw"
                    bitoffset="2"
                    name="clk_ph"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="clk_pol"
                    width="1"/>
                <field access="rw"
                    name="mode_sel"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x80020000"/>
                <field bitoffset="9"
                    name="__pad9"
                    width="1"/>
                <field bitoffset="11"
                    name="__pad11"
                    width="4"/>
                <field bitoffset="17"
                    name="__pad17"
                    width="2"/>
                <field bitoffset="20"
                    name="__pad20"
                    width="6"/>
                <field bitoffset="27"
                    name="__pad27"
                    width="4"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Intr_status_REG"
                nbyte="F"
                offset="0x4"
                width="32"
                writefunction="wrIntStat"
                writemask="65">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="QSPI interrupt status register"/>
                </docsection>
                <field access="rw"
                    bitoffset="6"
                    name="TXUF"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="RXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="RXNEMPTY"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="TXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="TXOW"
                    width="1"/>
                <field access="rw"
                    name="RXOVR"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000004"/>
                <field bitoffset="1"
                    name="__pad1"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Intrpt_en_REG"
                nbyte="F"
                offset="0x8"
                readfunction="rtnZero"
                width="32"
                writefunction="wrIntEn"
                writemask="125">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Interrupt Enable register."/>
                </docsection>
                <field access="rw"
                    bitoffset="6"
                    name="TXUF"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="RXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="RXNEMPTY"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="TXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="TXOW"
                    width="1"/>
                <field access="rw"
                    name="RXOVR"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="1"
                    name="__pad1"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Intrpt_dis_REG"
                nbyte="F"
                offset="0xc"
                readfunction="rtnZero"
                width="32"
                writefunction="wrIntDis"
                writemask="125">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Interrupt disable register."/>
                </docsection>
                <field access="rw"
                    bitoffset="6"
                    name="TXUF"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="RXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="RXNEMPTY"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="TXFULL"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="TXOW"
                    width="1"/>
                <field access="rw"
                    name="RXOVR"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="1"
                    name="__pad1"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="Intrpt_mask_REG"
                nbyte="F"
                offset="0x10"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Interrupt mask register"/>
                </docsection>
                <field access="r"
                    bitoffset="6"
                    name="TXUF"
                    width="1"/>
                <field access="r"
                    bitoffset="5"
                    name="RXFULL"
                    width="1"/>
                <field access="r"
                    bitoffset="4"
                    name="RXNEMPTY"
                    width="1"/>
                <field access="r"
                    bitoffset="3"
                    name="TXFULL"
                    width="1"/>
                <field access="r"
                    bitoffset="2"
                    name="TXOW"
                    width="1"/>
                <field access="r"
                    name="RXOVR"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="1"
                    name="__pad1"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="En_REG"
                nbyte="F"
                offset="0x14"
                width="32"
                writefunction="wrEn"
                writemask="1">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SPI_Enable Register"/>
                </docsection>
                <field access="rw"
                    bitoffset="0"
                    name="ENABLE"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Delay_REG"
                nbyte="F"
                offset="0x18"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Delay Register"/>
                </docsection>
                <field access="rw"
                    bitoffset="24"
                    name="NSS"
                    width="8"/>
                <field access="rw"
                    bitoffset="16"
                    name="BTWN"
                    width="8"/>
                <field access="rw"
                    bitoffset="8"
                    name="AFTER"
                    width="8"/>
                <field access="rw"
                    name="INIT"
                    width="8"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TXD0"
                nbyte="F"
                offset="0x1c"
                width="32"
                writefunction="txData0">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Transmit Data Register. Keyhole addresses for the Transmit data FIFO. See also TXD1-3."/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="Rx_data_REG"
                nbyte="F"
                offset="0x20"
                readfunction="rxData"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Receive Data Register"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="Slave_Idle_count_REG"
                nbyte="F"
                offset="0x24"
                width="32"
                writemask="255">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Slave Idle Count Register"/>
                </docsection>
                <field access="rw"
                    bitoffset="0"
                    name="MASK"
                    width="8"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x000000FF"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TX_thres_REG"
                nbyte="F"
                offset="0x28"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="TX_FIFO Threshold Register"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000001"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="RX_thres_REG"
                nbyte="F"
                offset="0x2c"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="RX FIFO Threshold Register"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000001"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="GPIO"
                nbyte="F"
                offset="0x30"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="General Purpose Inputs and Outputs Register for the Quad-SPI Controller core"/>
                </docsection>
                <field access="rw"
                    bitoffset="0"
                    name="WP"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000001"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="LPBK_DLY_ADJ"
                nbyte="F"
                offset="0x38"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Loopback Master Clock Delay Adjustment Register"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000033"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TXD1"
                nbyte="F"
                offset="0x80"
                readfunction="rtnZero"
                width="32"
                writefunction="txData1">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Transmit Data Register. Keyhole addresses for the Transmit data FIFO."/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TXD2"
                nbyte="F"
                offset="0x84"
                readfunction="rtnZero"
                width="32"
                writefunction="txData2">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Transmit Data Register. Keyhole addresses for the Transmit data FIFO."/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="TXD3"
                nbyte="F"
                offset="0x88"
                readfunction="rtnZero"
                width="32"
                writefunction="txData3">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Transmit Data Register. Keyhole addresses for the Transmit data FIFO."/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="LQSPI_CFG"
                nbyte="F"
                offset="0xa0"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Configuration Register specifically for the Linear Quad-SPI Controller"/>
                </docsection>
                <field access="rw"
                    bitoffset="31"
                    name="LQ_MODE"
                    width="1"/>
                <field access="rw"
                    bitoffset="30"
                    name="TWO_MEM"
                    width="1"/>
                <field access="rw"
                    bitoffset="29"
                    name="SEP_BUS"
                    width="1"/>
                <field access="rw"
                    bitoffset="28"
                    name="U_PAGE"
                    width="1"/>
                <field access="rw"
                    bitoffset="25"
                    name="MODE_EN"
                    width="1"/>
                <field access="rw"
                    bitoffset="24"
                    name="MODE_ON"
                    width="1"/>
                <field access="rw"
                    bitoffset="16"
                    name="MODE_BITS"
                    width="8"/>
                <field access="rw"
                    bitoffset="8"
                    name="DUMMY"
                    width="3"/>
                <field access="rw"
                    name="INST"
                    width="8"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x07a002eb"/>
                <field bitoffset="11"
                    name="__pad11"
                    width="5"/>
                <field bitoffset="26"
                    name="__pad26"
                    width="2"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="LQSPI_STS"
                nbyte="F"
                offset="0xa4"
                width="32"
                writemask="255">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Status Register specifically for the Linear Quad-SPI Controller"/>
                </docsection>
                <field access="rw"
                    bitoffset="2"
                    name="D_FSM_ERR"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="WR_RECVD"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="0"
                    name="__pad0"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="MOD_ID"
                nbyte="F"
                offset="0xfc"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="Module Identification register"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x01090101"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <netport name="interrupt"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Interrupt signal"/>
        </docsection>
    </netport>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
