[View]
Entity=testbench_for_multiplier_16bit
Architecture=
TopLevelType=2
[file:.\src\adder_16bit.vhd]
Enabled=1
[file:.\src\ALU\adder_16bit.vhd]
Enabled=1
[file:.\src\subtractor_16bit.vhd]
Enabled=1
[file:.\src\ALU\subtractor_16bit.vhd]
Enabled=1
[file:.\src\multiplier_16bit.vhd]
Enabled=1
[file:.\src\ALU\multiplier_16bit.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ALU\ALU.vhd]
Enabled=1
[file:.\src\and2.vhd]
Enabled=1
[file:.\src\or2.vhd]
Enabled=1
[file:.\src\xor2.vhd]
Enabled=1
[file:.\src\Gates\and2.vhd]
Enabled=1
[file:.\src\Gates\or2.vhd]
Enabled=1
[file:.\src\Gates\xor2.vhd]
Enabled=1
[file:.\src\not1.vhd]
Enabled=1
[file:.\src\Gates\not1.vhd]
Enabled=1
[file:.\src\half_adder.vhd]
Enabled=1
[file:.\src\ALU\half_adder.vhd]
Enabled=1
[file:.\src\full_adder.vhd]
Enabled=1
[file:.\src\ALU\full_adder.vhd]
Enabled=1
[file:.\src\RAM.vhd]
Enabled=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\InstructionDecoder.vhd]
Enabled=1
[file:.\src\InstructionMemory.vhd]
Enabled=1
[file:.\src\CPU.vhd]
Enabled=1
[file:.\src\ProgramCounter.vhd]
Enabled=1
[file:.\src\TestBench\multiplier_16bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\multiplier_16bit_TB_runtest.do]
Enabled=1
[file:.\src\xor3.vhd]
Enabled=1
[file:.\src\Gates\xor3.vhd]
Enabled=1
[file:.\src\mux_16bit.vhd]
Enabled=1
[file:.\src\and4.vhd]
Enabled=1
[file:.\src\Gates\and4.vhd]
Enabled=1
[file:.\src\or4.vhd]
Enabled=1
[file:.\src\nor16.vhd]
Enabled=1
[file:.\src\Gates\or4.vhd]
Enabled=1
[file:.\src\Gates\nor16.vhd]
Enabled=1
[file:.\src\or16.vhd]
Enabled=1
[file:.\src\Gates\or16.vhd]
Enabled=1
[file:.\src\TestBench\instructionmemory_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\instructionmemory_TB_runtest.do]
Enabled=1
[file:.\src\mux_4bit.vhd]
Enabled=1
[file:.\src\mux_1_16bit.vhd]
Enabled=1
[file:.\src\ALU\mux_3_16bit.vhd]
Enabled=1
[file:.\src\SignExtender.vhd]
Enabled=1
[file:.\src\TestBench\instructiondecoder_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\instructiondecoder_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\ram_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\ram_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\registerfile_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\registerfile_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\signextender_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\signextender_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\cpu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\cpu_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\SignExtender.asdb]
Enabled=1
[file:.\src\SignExtender.awc]
Enabled=1
[file:.\src\Multiplier.asdb]
Enabled=1
[file:.\src\Multiplier.awc]
Enabled=1
[file:.\src\Waveforms\SignExtender.asdb]
Enabled=1
[file:.\src\Waveforms\SignExtender.awc]
Enabled=1
[file:.\src\Waveforms\Multiplier.asdb]
Enabled=1
[file:.\src\Waveforms\Multiplier.awc]
Enabled=1
[file:.\src\TestBench\adder_16bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\adder_16bit_TB_runtest.do]
Enabled=1
[file:.\src\adder.asdb]
Enabled=1
[file:.\src\adder.awc]
Enabled=1
[file:.\src\Waveforms\adder.asdb]
Enabled=1
[file:.\src\Waveforms\adder.awc]
Enabled=1
[file:.\src\TestBench\subtractor_16bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\subtractor_16bit_TB_runtest.do]
Enabled=1
[file:.\src\subtractor.asdb]
Enabled=1
[file:.\src\subtractor.awc]
Enabled=1
[file:.\src\Waveforms\subtractor.asdb]
Enabled=1
[file:.\src\Waveforms\subtractor.awc]
Enabled=1
[file:.\src\TestBench\half_adder_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\half_adder_TB_runtest.do]
Enabled=1
[file:.\src\half_adder.asdb]
Enabled=1
[file:.\src\half_adder.awc]
Enabled=1
[file:.\src\TestBench\full_adder_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\full_adder_TB_runtest.do]
Enabled=1
[file:.\src\full_adder.asdb]
Enabled=1
[file:.\src\full_adder.awc]
Enabled=1
[file:.\src\TestBench\mux_3_16bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\mux_3_16bit_TB_runtest.do]
Enabled=1
[file:.\src\mux_3_16.asdb]
Enabled=1
[file:.\src\mux_3_16.awc]
Enabled=1
[file:.\src\Waveforms\half_adder.asdb]
Enabled=1
[file:.\src\Waveforms\half_adder.awc]
Enabled=1
[file:.\src\Waveforms\full_adder.asdb]
Enabled=1
[file:.\src\Waveforms\full_adder.awc]
Enabled=1
[file:.\src\Waveforms\mux_3_16.asdb]
Enabled=1
[file:.\src\Waveforms\mux_3_16.awc]
Enabled=1
[file:.\src\TestBench\mux_1_16bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\mux_1_16bit_TB_runtest.do]
Enabled=1
[file:.\src\mux_1_16.asdb]
Enabled=1
[file:.\src\mux_1_16.awc]
Enabled=1
[file:.\src\Waveforms\mux_1_16.asdb]
Enabled=1
[file:.\src\Waveforms\mux_1_16.awc]
Enabled=1
[file:.\src\alu.asdb]
Enabled=1
[file:.\src\alu.awc]
Enabled=1
[file:.\src\Waveforms\alu.asdb]
Enabled=1
[file:.\src\Waveforms\alu.awc]
Enabled=1
[file:.\src\TestBench\mux_4bit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\mux_4bit_TB_runtest.do]
Enabled=1
[file:.\src\mux4.asdb]
Enabled=1
[file:.\src\mux4.awc]
Enabled=1
[file:.\src\Waveforms\mux4.asdb]
Enabled=1
[file:.\src\Waveforms\mux4.awc]
Enabled=1
[file:.\src\InstructionMemory.asdb]
Enabled=1
[file:.\src\InstructionMemory.awc]
Enabled=1
[file:.\src\Waveforms\InstructionMemory.asdb]
Enabled=1
[file:.\src\Waveforms\InstructionMemory.awc]
Enabled=1
[file:.\src\InstructionDecoder.asdb]
Enabled=1
[file:.\src\InstructionDecoder.awc]
Enabled=1
[file:.\src\Waveforms\InstructionDecoder.asdb]
Enabled=1
[file:.\src\Waveforms\InstructionDecoder.awc]
Enabled=1
[file:.\src\ram.asdb]
Enabled=1
[file:.\src\ram.awc]
Enabled=1
[file:.\src\Waveforms\ram.asdb]
Enabled=1
[file:.\src\Waveforms\ram.awc]
Enabled=1
[file:.\src\RegisterFile.asdb]
Enabled=1
[file:.\src\RegisterFile.awc]
Enabled=1
[file:.\src\Waveforms\RegisterFile.asdb]
Enabled=1
[file:.\src\Waveforms\RegisterFile.awc]
Enabled=1
[file:.\src\cpu.asdb]
Enabled=1
[file:.\src\cpu.awc]
Enabled=1
[file:.\src\and3.vhd]
Enabled=1
[file:.\src\Gates\and3.vhd]
Enabled=1
[file:.\src\Waveforms\cpu.asdb]
Enabled=1
[file:.\src\Waveforms\cpu.awc]
Enabled=1
[file:.\src\or3.vhd]
Enabled=1
