$date
	Sat Oct 22 22:01:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#186089
b10100 !
1"
#186090
b10100 &
b10100 %
1$
#186091
0"
#186094
b1010 &
b1010 %
#186098
b101 &
b101 %
#186102
b10000 &
b10000 %
#186106
b1000 &
b1000 %
#186110
b100 &
b100 %
#186114
b10 &
b10 %
#186118
b1 &
1#
b1 %
#186122
b0 &
b0 %
0#
0$
#1126673
1"
#1126674
b10100 &
b10100 %
1$
#1126675
0"
#1126678
b1010 &
b1010 %
#1126682
b101 &
b101 %
#1126686
b10000 &
b10000 %
#1126690
b1000 &
b1000 %
#1126694
b100 &
b100 %
#1126698
b10 &
b10 %
#1126702
b1 &
1#
b1 %
#1126706
b0 &
b0 %
0#
0$
#2110267
b101 !
1"
#2110270
b101 &
b101 %
1$
#2110271
0"
#2110274
b10000 &
b10000 %
#2110278
b1000 &
b1000 %
#2110282
b100 &
b100 %
#2110286
b10 &
b10 %
#2110290
b1 &
b1 %
1#
#2110294
b0 &
0#
b0 %
0$
#4500012
