INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_decoder
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
