;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SLT 12, @12
	CMP @127, 103
	ADD -1, <-20
	SUB @121, 103
	SUB @121, 103
	SUB 12, @12
	SUB -1, <-20
	SUB 12, @-15
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @1
	MOV -17, <-20
	MOV -17, <-20
	ADD @-121, 103
	SUB #12, @1
	SLT 11, -30
	JMZ @172, #200
	MOV 779, <66
	SLT 779, <66
	MOV #472, 200
	MOV #472, 200
	CMP @127, 103
	SUB 1, <-1
	SUB #172, @200
	SLT 779, <66
	SLT #472, 200
	JMP @472, #200
	SUB @127, 103
	ADD 210, 31
	DJN -1, @-20
	SUB 92, @16
	JMP @172, #200
	JMP <127, #156
	DJN -1, @-20
	JMP @172, #200
	JMP @172, #200
	JMP @172, #200
	SUB @124, 150
	SUB @127, <156
	JMP @172, #200
	MOV -17, <-20
	ADD @-121, 103
	SUB @127, <156
	SPL 0, <-54
	CMP -7, <-420
