

================================================================
== Vitis HLS Report for 'VITIS_LOOP_132_4_proc29'
================================================================
* Date:           Wed Sep  6 08:50:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4_fu_52  |VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      48|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      63|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4_fu_52  |VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4  |        0|   0|  48|  114|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                        |                                                   |        0|   0|  48|  114|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |block_C_drainer_110_read  |   9|          2|    1|          2|
    |ii_blk_n                  |   9|          2|    1|          2|
    |jj_blk_n                  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  56|         12|    5|         12|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  3|   0|    3|          0|
    |ap_done_reg                                                               |  1|   0|    1|          0|
    |grp_VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |ii_read_reg_75                                                            |  2|   0|    2|          0|
    |jj_read_reg_70                                                            |  4|   0|    4|          0|
    |tmp_reg_80                                                                |  4|   0|    6|          2|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 15|   0|   17|          2|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_132_4_proc29|  return value|
|C_1_address0                        |  out|    8|   ap_memory|                      C_1|         array|
|C_1_ce0                             |  out|    1|   ap_memory|                      C_1|         array|
|C_1_we0                             |  out|    1|   ap_memory|                      C_1|         array|
|C_1_d0                              |  out|   24|   ap_memory|                      C_1|         array|
|C_1_address1                        |  out|    8|   ap_memory|                      C_1|         array|
|C_1_ce1                             |  out|    1|   ap_memory|                      C_1|         array|
|C_1_q1                              |   in|   24|   ap_memory|                      C_1|         array|
|block_C_drainer_110_dout            |   in|   24|     ap_fifo|      block_C_drainer_110|       pointer|
|block_C_drainer_110_num_data_valid  |   in|    2|     ap_fifo|      block_C_drainer_110|       pointer|
|block_C_drainer_110_fifo_cap        |   in|    2|     ap_fifo|      block_C_drainer_110|       pointer|
|block_C_drainer_110_empty_n         |   in|    1|     ap_fifo|      block_C_drainer_110|       pointer|
|block_C_drainer_110_read            |  out|    1|     ap_fifo|      block_C_drainer_110|       pointer|
|jj_dout                             |   in|    4|     ap_fifo|                       jj|       pointer|
|jj_num_data_valid                   |   in|    3|     ap_fifo|                       jj|       pointer|
|jj_fifo_cap                         |   in|    3|     ap_fifo|                       jj|       pointer|
|jj_empty_n                          |   in|    1|     ap_fifo|                       jj|       pointer|
|jj_read                             |  out|    1|     ap_fifo|                       jj|       pointer|
|ii_dout                             |   in|    2|     ap_fifo|                       ii|       pointer|
|ii_num_data_valid                   |   in|    3|     ap_fifo|                       ii|       pointer|
|ii_fifo_cap                         |   in|    3|     ap_fifo|                       ii|       pointer|
|ii_empty_n                          |   in|    1|     ap_fifo|                       ii|       pointer|
|ii_read                             |  out|    1|     ap_fifo|                       ii|       pointer|
+------------------------------------+-----+-----+------------+-------------------------+--------------+

