// Seed: 3309937488
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    output wire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    input wor id_17,
    output wor id_18
);
  uwire id_20;
  wire  id_21;
  assign id_6  = id_11;
  assign id_20 = 1;
  wire id_22, id_23;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    output tri0 id_13
);
  wire id_15;
  module_0(
      id_5,
      id_2,
      id_11,
      id_6,
      id_4,
      id_0,
      id_2,
      id_4,
      id_11,
      id_5,
      id_9,
      id_7,
      id_7,
      id_12,
      id_4,
      id_11,
      id_0,
      id_12,
      id_4
  );
endmodule
