Analysis & Elaboration report for new
Thu Oct 12 22:05:00 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "adder_32:adder_321"
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Oct 12 22:05:00 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; new                                         ;
; Top-level Entity Name              ; single_cycle_mycode                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                       ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7       ;                    ;
; Top-level entity name                                                      ; single_cycle_mycode ; new                ;
; Family name                                                                ; Cyclone IV E        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable              ; Enable             ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; DSP Block Balancing                                                        ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto ROM Replacement                                                       ; On                  ; On                 ;
; Auto RAM Replacement                                                       ; On                  ; On                 ;
; Auto DSP Block Replacement                                                 ; On                  ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Strict RAM Replacement                                                     ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto RAM Block Balancing                                                   ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                  ; On                 ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; SDC constraint protection                                                  ; Off                 ; Off                ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                 ;
+----------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "adder_32:adder_321" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND     ;
; b[2]     ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 12 22:04:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off new -c new --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/Dell/Desktop/Test CPU/divide part/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.sv
    Info (12023): Found entity 1: adder_32 File: C:/Users/Dell/Desktop/Test CPU/divide part/adder_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/Dell/Desktop/Test CPU/divide part/InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: Register_File File: C:/Users/Dell/Desktop/Test CPU/divide part/Register_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv_alu.sv
    Info (12023): Found entity 1: riscv_alu File: C:/Users/Dell/Desktop/Test CPU/divide part/riscv_alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv_decoder.sv
    Info (12023): Found entity 1: riscv_decoder File: C:/Users/Dell/Desktop/Test CPU/divide part/riscv_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/Dell/Desktop/Test CPU/divide part/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludc.sv
    Info (12023): Found entity 1: aludc File: C:/Users/Dell/Desktop/Test CPU/divide part/aludc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5bit.sv
    Info (12023): Found entity 1: Mux_5bit File: C:/Users/Dell/Desktop/Test CPU/divide part/Mux_5bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.sv
    Info (12023): Found entity 1: SignExtend File: C:/Users/Dell/Desktop/Test CPU/divide part/SignExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/Dell/Desktop/Test CPU/divide part/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lands.sv
    Info (12023): Found entity 1: LandS File: C:/Users/Dell/Desktop/Test CPU/divide part/LandS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file left_shifter.sv
    Info (12023): Found entity 1: left_shifter File: C:/Users/Dell/Desktop/Test CPU/divide part/left_shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logic_and.sv
    Info (12023): Found entity 1: logic_and File: C:/Users/Dell/Desktop/Test CPU/divide part/logic_and.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_3to1_32bit.sv
    Info (12023): Found entity 1: mux_3to1_32bit File: C:/Users/Dell/Desktop/Test CPU/divide part/mux_3to1_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file right_shifter.sv
    Info (12023): Found entity 1: right_shifter File: C:/Users/Dell/Desktop/Test CPU/divide part/right_shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_bench.sv
    Info (12023): Found entity 1: Test_bench File: C:/Users/Dell/Desktop/Test CPU/divide part/Test_bench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_mycode.sv
    Info (12023): Found entity 1: single_cycle_mycode File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mux32bit.sv
    Info (12023): Found entity 1: Mux32bit File: C:/Users/Dell/Desktop/Test CPU/divide part/Mux32bit.sv Line: 1
Info (12127): Elaborating entity "single_cycle_mycode" for the top level hierarchy
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 48
Info (12128): Elaborating entity "adder_32" for hierarchy "adder_32:adder_321" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 54
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:InstructionMemory1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 61
Warning (10850): Verilog HDL warning at InstructionMemory.sv(31): number of words (38) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/Dell/Desktop/Test CPU/divide part/InstructionMemory.sv Line: 31
Warning (10030): Net "memory.data_a" at InstructionMemory.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Dell/Desktop/Test CPU/divide part/InstructionMemory.sv Line: 9
Warning (10030): Net "memory.waddr_a" at InstructionMemory.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Dell/Desktop/Test CPU/divide part/InstructionMemory.sv Line: 9
Warning (10030): Net "memory.we_a" at InstructionMemory.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Dell/Desktop/Test CPU/divide part/InstructionMemory.sv Line: 9
Info (12128): Elaborating entity "Mux_5bit" for hierarchy "Mux_5bit:Mux_5bit1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 68
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:Register_File1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 79
Info (12128): Elaborating entity "riscv_alu" for hierarchy "riscv_alu:riscv_alu1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 87
Info (12128): Elaborating entity "riscv_decoder" for hierarchy "riscv_decoder:riscv_decoder1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 104
Info (12128): Elaborating entity "controller" for hierarchy "riscv_decoder:riscv_decoder1|controller:controller" File: C:/Users/Dell/Desktop/Test CPU/divide part/riscv_decoder.sv Line: 29
Info (12128): Elaborating entity "aludc" for hierarchy "riscv_decoder:riscv_decoder1|aludc:aludc" File: C:/Users/Dell/Desktop/Test CPU/divide part/riscv_decoder.sv Line: 36
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExtend1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 110
Info (12128): Elaborating entity "Mux32bit" for hierarchy "Mux32bit:Mux_ALUSrc" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 117
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 125
Info (12128): Elaborating entity "mux_3to1_32bit" for hierarchy "mux_3to1_32bit:mux_3to1_32bit1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 140
Info (12128): Elaborating entity "LandS" for hierarchy "LandS:Load_en" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 146
Info (12128): Elaborating entity "left_shifter" for hierarchy "left_shifter:left_shifter1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 157
Info (12128): Elaborating entity "logic_and" for hierarchy "logic_and:logic_and1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 176
Info (12128): Elaborating entity "right_shifter" for hierarchy "right_shifter:right_shifter1" File: C:/Users/Dell/Desktop/Test CPU/divide part/single_cycle_mycode.sv Line: 200
Info (144001): Generated suppressed messages file C:/Users/Dell/Desktop/Test CPU/divide part/output_files/new.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4759 megabytes
    Info: Processing ended: Thu Oct 12 22:05:00 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Dell/Desktop/Test CPU/divide part/output_files/new.map.smsg.


