Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Shulaker, M.M., Hills, G., Park, R.S., Howe, R.T., Saraswat, K., Wong, H.-S.P., Mitra, S.","Three-dimensional integration of nanotechnologies for computing and data storage on a single chip",2017,"Nature","547","7661",,"74","78",,1,10.1038/nature22994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021900807&doi=10.1038%2fnature22994&partnerID=40&md5=9492ba74e4400b69cce8bdb0bb77d23d",Article,Scopus,2-s2.0-85021900807
"Patil, A., Shanbhag, N., Varshney, L., Pop, E., Wong, H.-S.P., Mitra, S., Rabaey, J., Weldon, J., Pileggi, L., Manipatruni, S., Nikonov, D., Young, I.","A Systems Approach to Computing in beyond CMOS Fabrics: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 18,"","",,,10.1145/3061639.3072943,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023614491&doi=10.1145%2f3061639.3072943&partnerID=40&md5=873e5b7da33dcb8dcf32362d8776c0af",Conference Paper,Scopus,2-s2.0-85023614491
"Li, H., Wu, T.F., Mitra, S., Wong, H.P.","Resistive RAM-Centric Computing: Design and Modeling Methodology",2017,"IEEE Transactions on Circuits and Systems I: Regular Papers",,,,"","",,,10.1109/TCSI.2017.2709812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023209926&doi=10.1109%2fTCSI.2017.2709812&partnerID=40&md5=995734c028f2a9498e862d82ef425642",Article in Press,Scopus,2-s2.0-85023209926
"Li, H., Wu, T.F., Mitra, S., Wong, H.-S.P.","Device-architecture co-design for hyperdimensional computing with 3d vertical resistive switching random access memory (3D VRRAM)",2017,"2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017",,, 7942490,"","",,,10.1109/VLSI-TSA.2017.7942490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023203039&doi=10.1109%2fVLSI-TSA.2017.7942490&partnerID=40&md5=08d1df39527f405ea0eee802ca4d661e",Conference Paper,Scopus,2-s2.0-85023203039
"Park, R.S., Hills, G., Sohn, J., Mitra, S., Shulaker, M.M., Wong, H.-S.P.","Hysteresis-Free Carbon Nanotube Field-Effect Transistors",2017,"ACS Nano","11","5",,"4785","4791",,,10.1021/acsnano.7b01164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019854430&doi=10.1021%2facsnano.7b01164&partnerID=40&md5=b48d5ea0ff9e273cefd92b4e42b231de",Article,Scopus,2-s2.0-85019854430
"Chin, B., Mitra, S.","Hot Chips 28",2017,"IEEE Micro","37","2", 7924245,"5","6",,,10.1109/MM.2017.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019236059&doi=10.1109%2fMM.2017.28&partnerID=40&md5=a50fa47f2806610d39fc4b18ca8529d9",Review,Scopus,2-s2.0-85019236059
"Li, H., Wu, T.F., Rahimi, A., Li, K.-S., Rusch, M., Lin, C.-H., Hsu, J.-L., Sabry, M.M., Eryilmaz, S.B., Sohn, J., Chiu, W.-C., Chen, M.-C., Wu, T.-T., Shieh, J.-M., Yeh, W.-K., Rabaey, J.M., Mitra, S., Wong, H.-S.P.","Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition",2017,"Technical Digest - International Electron Devices Meeting, IEDM",,, 7838428,"16.1.1","16.1.4",,,10.1109/IEDM.2016.7838428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014458685&doi=10.1109%2fIEDM.2016.7838428&partnerID=40&md5=f7fb70476823e8c35308f5f2e6a01ec9",Conference Paper,Scopus,2-s2.0-85014458685
"Shulaker, M.M., Hills, G., Wong, H.-S.P., Mitra, S.","Transforming nanodevices to next generation nanosystems",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818360,"288","292",,,10.1109/SAMOS.2016.7818360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013798566&doi=10.1109%2fSAMOS.2016.7818360&partnerID=40&md5=797c70cd7b6d6f34f8e3345ed5e4f2d4",Conference Paper,Scopus,2-s2.0-85013798566
"Singh, E., Barrett, C., Mitra, S.","E-qed: Electrical bug localization during post-silicon validation enabled by quick error detection and formal methods",2017,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","10427 LNCS",,,"104","125",,,10.1007/978-3-319-63390-9_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85026765942&doi=10.1007%2f978-3-319-63390-9_6&partnerID=40&md5=9c70f5a1657c265b97c86088145b0d71",Conference Paper,Scopus,2-s2.0-85026765942
"Sylvester, D., Marković, D., Genov, R., Kawasumi, A., Mitra, S.","Introduction to the January Special Issue on the 2016 IEEE International Solid-State Circuits Conference",2017,"IEEE Journal of Solid-State Circuits","52","1", 7797558,"3","7",,,10.1109/JSSC.2016.2635358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010042421&doi=10.1109%2fJSSC.2016.2635358&partnerID=40&md5=70ec411515dbc19c23c5416fbc2bdba5",Editorial,Scopus,2-s2.0-85010042421
"Cheng, E., Mitra, S.","Resilience in next-generation embedded systems",2016,"Rugged Embedded Systems: Computing in Harsh Environments",,,,"295","334",,,10.1016/B978-0-12-802459-1.00010-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022061576&doi=10.1016%2fB978-0-12-802459-1.00010-5&partnerID=40&md5=5c1293b0f3b495b542157b7225cb688e",Book Chapter,Scopus,2-s2.0-85022061576
"Singh, E., Lin, D., Barrett, C., Mitra, S.","Symbolic Quick Error Detection for Pre-Silicon and Post-Silicon Validation: Frequently Asked Questions",2016,"IEEE Design and Test","33","6", 7511763,"55","62",,,10.1109/MDAT.2016.2590987,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994047765&doi=10.1109%2fMDAT.2016.2590987&partnerID=40&md5=c4d0b5d768544ee392e1906a0c5274b0",Article,Scopus,2-s2.0-84994047765
"Braojos, R., Atienza, D., Aly, M.M.S., Wu, T.F., Wong, H.-S.P., Mitra, S., Ansaloni, G.","Nano-engineered architectures for ultra-low power wireless body sensor nodes",2016,"2016 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2016",,, 7750978,"","",,,10.1145/2968456.2968464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006931199&doi=10.1145%2f2968456.2968464&partnerID=40&md5=e5be85baa7bedc79a5802b7b3ce9f6a5",Conference Paper,Scopus,2-s2.0-85006931199
"Braojos, R., Atienza, D., Aly, M.M.S., Wu, T.F., Philip Wong, H.-S., Mitra, S., Ansaloni, G.","Nano-engineered architectures for ultra-low power wireless body sensor nodes",2016,"Proceedings of the 11th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES 2016",,, a23,"","",,,10.1145/2968456.2968464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995377357&doi=10.1145%2f2968456.2968464&partnerID=40&md5=6a3e916d3f9e78e909ecff10b3293574",Conference Paper,Scopus,2-s2.0-84995377357
"Sharma, A.A., Kesim, Y., Shulaker, M., Kuo, C., Augustine, C., Wong, H.S.-P., Mitra, S., Skowronski, M., Bain, J.A., Weldon, J.A.","Low-power, high-performance S-NDR oscillators for stereo (3D) vision using directly-coupled oscillator networks",2016,"Digest of Technical Papers - Symposium on VLSI Technology","2016-September",, 7573438,"","",,,10.1109/VLSIT.2016.7573438,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991011514&doi=10.1109%2fVLSIT.2016.7573438&partnerID=40&md5=67156a2329ed7fea28e4b3d31565ccba",Conference Paper,Scopus,2-s2.0-84991011514
"Shulaker, M., Wong, H.-S.P., Mitra, S.","Computing with Carbon Nanotubes",2016,"IEEE Spectrum","53","7", 7498155,"26","31 and 51-52",,,10.1109/MSPEC.2016.7498155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977137917&doi=10.1109%2fMSPEC.2016.7498155&partnerID=40&md5=60f8568bd997eb16f369ffb16a54d629",Article,Scopus,2-s2.0-84977137917
"Cheng, E., Mirkhani, S., Szafaryn, L.G., Cher, C.-Y., Cho, H., Skadron, K., Stan, M.R., Lilja, K., Abraham, J.A., Bose, P., Mitra, S.","CLEAR: Crosslayer exploration for architecting resilience combining hardware and software techniques to tolerate soft errors in processor cores",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a68,"","",,2,10.1145/2897937.2897996,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977070666&doi=10.1145%2f2897937.2897996&partnerID=40&md5=bdfe1fa7a0583bff87a723afd5515a0b",Conference Paper,Scopus,2-s2.0-84977070666
"Gielen, G., Van Rethy, J., Marin, J., Shulaker, M.M., Hills, G., Wong, H.-S.P., Mitra, S.","Time-Based Sensor Interface Circuits in CMOS and Carbon Nanotube Technologies",2016,"IEEE Transactions on Circuits and Systems I: Regular Papers","63","5", 7428865,"577","586",,,10.1109/TCSI.2016.2525098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979467467&doi=10.1109%2fTCSI.2016.2525098&partnerID=40&md5=ac1a525e505128ac1a31697f6ec55d9e",Article,Scopus,2-s2.0-84979467467
"Park, R.S., Shulaker, M.M., Hills, G., Suriyasena Liyanage, L., Lee, S., Tang, A., Mitra, S., Wong, H.-S.P.","Hysteresis in Carbon Nanotube Transistors: Measurement and Analysis of Trap Density, Energy Level, and Spatial Distribution",2016,"ACS Nano","10","4",,"4599","4608",,6,10.1021/acsnano.6b00792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966928946&doi=10.1021%2facsnano.6b00792&partnerID=40&md5=43f74b2567f1751174c04eeca458ec00",Article,Scopus,2-s2.0-84966928946
"Wu, T.F., Ganesan, K., Hu, Y.A., Wong, H.-S.P., Wong, S., Mitra, S.","TPAD: Hardware trojan prevention and detection for trusted integrated circuits",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","4", 7229283,"521","534",,10,10.1109/TCAD.2015.2474373,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963735485&doi=10.1109%2fTCAD.2015.2474373&partnerID=40&md5=6ef5e5dff67e6960261edb3b45fa775f",Article,Scopus,2-s2.0-84963735485
"Shulaker, M.M., Hills, G., Wu, T.F., Bao, Z., Wong, H.-S.P., Mitra, S.","Efficient metallic carbon nanotube removal for highly-scaled technologies",2016,"Technical Digest - International Electron Devices Meeting, IEDM","2016-February",, 7409815,"32.4.1","32.4.4",,2,10.1109/IEDM.2015.7409815,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964048046&doi=10.1109%2fIEDM.2015.7409815&partnerID=40&md5=482a8719d5180866619d72b2690f2433",Conference Paper,Scopus,2-s2.0-84964048046
"Shulaker, M.M., Wei, H., Mitra, S., Wong, H.-S.P.","Carbon nanotubes for monolithic 3D ICs",2016,"Carbon Nanotubes for Interconnects: Process, Design and Applications",,,,"315","333",,,10.1007/978-3-319-29746-0_11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017083063&doi=10.1007%2f978-3-319-29746-0_11&partnerID=40&md5=d951df4a6259d09c53e1e4da812b7c83",Book Chapter,Scopus,2-s2.0-85017083063
"Aly, M.M.S., Gao, M., Hills, G., Lee, C.-S., Pitner, G., Shulaker, M.M., Wu, T.F., Asheghi, M., Bokor, J., Franchetti, F., Goodson, K.E., Kozyrakis, C., Markov, I., Olukotun, K., Pileggi, L., Pop, E., Rabaey, J., Ré, C., Wong, H.-S.P., Mitra, S.","Energy-efficient abundant-data computing: The N3XT 1,000",2015,"Computer","48","12", 17B510,"24","33",,22,10.1063/1.4913279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971500564&doi=10.1063%2f1.4913279&partnerID=40&md5=7a2f6ead7668fd6230672e614bc3a442",Article,Scopus,2-s2.0-84971500564
"Lin, D., Singh, E., Barrett, C., Mitra, S.","A structured approach to post-silicon validation and debug using symbolic quick error detection",2015,"Proceedings - International Test Conference","2015-November",, 7342397,"","",,3,10.1109/TEST.2015.7342397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958602523&doi=10.1109%2fTEST.2015.7342397&partnerID=40&md5=ca7e252b6bb0ffeef459a983b8e6c553",Conference Paper,Scopus,2-s2.0-84958602523
"Sharma, A.A., Jackson, T.C., Schulaker, M., Kuo, C., Augustine, C., Bain, J.A., Wong, H.-S.P., Mitra, S., Pileggi, L.T., Weldon, J.A.","High performance, integrated 1T1R oxide-based oscillator: Stack engineering for low-power operation in neural network applications",2015,"Digest of Technical Papers - Symposium on VLSI Technology","2015-August",, 7223672,"T186","T187",,2,10.1109/VLSIT.2015.7223672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951096780&doi=10.1109%2fVLSIT.2015.7223672&partnerID=40&md5=547ebbdc89a60cc5d6eb2636bbc18c70",Conference Paper,Scopus,2-s2.0-84951096780
"Amarú, L., Gaillardon, P.-E., Mitra, S., De Micheli, G.","New Logic Synthesis as Nanotechnology Enabler",2015,"Proceedings of the IEEE","103","11", 7214197,"2168","2195",,11,10.1109/JPROC.2015.2460377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946489670&doi=10.1109%2fJPROC.2015.2460377&partnerID=40&md5=7a0d3cdbb6541cc93331f84131281bb8",Article,Scopus,2-s2.0-84946489670
"Hills, G., Zhang, J., Shulaker, M.M., Wei, H., Lee, C.-S., Balasingam, A., Wong, H.-S.P., Mitra, S.","Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","7", 7065286,"1082","1095",,7,10.1109/TCAD.2015.2415492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933056024&doi=10.1109%2fTCAD.2015.2415492&partnerID=40&md5=792636d564d1d36683684870d922378c",Article,Scopus,2-s2.0-84933056024
"Campbell, K.A., Lin, D., Mitra, S., Chen, D.","Hybrid quick error detection (H-QED): Accelerator validation and debug using high-level synthesis principles",2015,"Proceedings - Design Automation Conference","2015-June",, a53,"","",,5,10.1145/2744769.2753768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951785749&doi=10.1145%2f2744769.2753768&partnerID=40&md5=aca2fc64e1c67b58ef32c3ef76f5fd74",Conference Paper,Scopus,2-s2.0-84951785749
"Shavezipur, M., Harrison, K., Scott Lee, W., Mitra, S., Philip Wong, H.-S., Howe, R.T.","Partitioning electrostatic and mechanical domains in Nanoelectromechanical relays",2015,"Journal of Microelectromechanical Systems","24","3", 6861954,"592","598",,1,10.1109/JMEMS.2014.2335157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939805757&doi=10.1109%2fJMEMS.2014.2335157&partnerID=40&md5=5f7c0921d45ec6c7bfef2b9ec11da552",Article,Scopus,2-s2.0-84939805757
"Mitra, S., Wong, H.-S.P., Wong, S.","The Trojan-proof chip",2015,"IEEE Spectrum","52","2", 7024511,"46","51",,5,10.1109/MSPEC.2015.7024511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922309775&doi=10.1109%2fMSPEC.2015.7024511&partnerID=40&md5=7339a49f21d62418d541a5a48f19ef38",Review,Scopus,2-s2.0-84922309775
"Campbell, K.A., Lin, D., Mitra, S., Chen, D.","Hybrid Quick Error Detection (H-QED): Accelerator validation and debug using high-level synthesis princIPles",2015,"Proceedings - Design Automation Conference","2015-July",, 7167237,"","",,2,10.1145/2744769.2744853,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088567&doi=10.1145%2f2744769.2744853&partnerID=40&md5=96ba8cb98a0539edaddbb67b099c687d",Conference Paper,Scopus,2-s2.0-84944088567
"Mirkhani, S., Mitra, S., Cher, C.-Y., Abraham, J.","Efficient soft error vulnerability estimation of complex designs",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092366,"103","108",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945952207&partnerID=40&md5=92b6695b2d714bc88a8c57c59a786379",Conference Paper,Scopus,2-s2.0-84945952207
"Cho, H., Cher, C.-Y., Shepherd, T., Mitra, S.","Understanding soft errors in uncore components",2015,"Proceedings - Design Automation Conference","2015-July",, 7167273,"","",,3,10.1145/2744769.2744923,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096289&doi=10.1145%2f2744769.2744923&partnerID=40&md5=1fb8b90bffb67b79b54b433dc36f6ae5",Conference Paper,Scopus,2-s2.0-84944096289
"Amaru, L., Hills, G., Gaillardon, P.-E., Mitra, S., De Micheli, G.","Multiple Independent Gate FETs: How many gates do we need?",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059012,"243","248",,4,10.1109/ASPDAC.2015.7059012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926442639&doi=10.1109%2fASPDAC.2015.7059012&partnerID=40&md5=acd74a664896b6a33b8b0163af7ee7fc",Conference Paper,Scopus,2-s2.0-84926442639
"Lin, D., Eswaran, S., Kumar, S., Rentschler, E., Mitra, S.","Quick error detection tests with fast runtimes for effective post-silicon validation and debug",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092564,"1168","1173",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945957529&partnerID=40&md5=741bb3ab04503dcfe62942bcfb5e59bc",Conference Paper,Scopus,2-s2.0-84945957529
"Gielen, G., Van Rethy, J., Shulaker, M.M., Hills, G., Wong, H.-S.P., Mitra, S.","Time-based sensor interface circuits in carbon nanotube technology",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7169299,"2924","2927",,,10.1109/ISCAS.2015.7169299,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946228936&doi=10.1109%2fISCAS.2015.7169299&partnerID=40&md5=a8f0297b0ab001e03bfd90ffe4809c6c",Conference Paper,Scopus,2-s2.0-84946228936
"Shulaker, M.M., Pitner, G., Hills, G., Giachino, M., Wong, H.-S.P., Mitra, S.","High-performance carbon nanotube field-effect transistors",2015,"Technical Digest - International Electron Devices Meeting, IEDM","2015-February","February", 7047164,"33.6.1","33.6.4",,4,10.1109/IEDM.2014.7047164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938265354&doi=10.1109%2fIEDM.2014.7047164&partnerID=40&md5=0bcc52b4b2e74df33cf40601b16d985e",Conference Paper,Scopus,2-s2.0-84938265354
"Shulaker, M.M., Wu, T.F., Sabry, M.M., Wei, H., Wong, H.-S.P., Mitra, S.","Monolithic 3D integration: A path from concept to reality",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092569,"1197","1202",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945911534&partnerID=40&md5=f98e887155b175e4984df2699bffdc62",Conference Paper,Scopus,2-s2.0-84945911534
"Shulaker, M.M., Wu, T.F., Pal, A., Zhao, L., Nishi, Y., Saraswat, K., Wong, H.-S.P., Mitra, S.","Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs",2015,"Technical Digest - International Electron Devices Meeting, IEDM","2015-February","February", 7047120,"27.4.1","27.4.4",,8,10.1109/IEDM.2014.7047120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938251663&doi=10.1109%2fIEDM.2014.7047120&partnerID=40&md5=2923d347fb68ca37a296db111436267f",Conference Paper,Scopus,2-s2.0-84938251663
"Gaillardon, P.-E., Micheli, G.D., Oconnor, I., Mitra, S., Ernst, T.","Introduction to the special section on functionality-enhanced devices",2014,"IEEE Transactions on Nanotechnology","13","6", 6949207,"1019","",,,10.1109/TNANO.2014.2360284,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910145156&doi=10.1109%2fTNANO.2014.2360284&partnerID=40&md5=a01dfe3271e3c0299fa8ba7322b78df0",Editorial,Scopus,2-s2.0-84910145156
"Lin, D., Hong, T., Li, Y., Eswaran, S., Kumar, S., Fallah, F., Hakim, N., Gardner, D.S., Mitra, S.","Effective post-silicon validation of system-on-chips using quick error detection",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","10", 6899784,"1573","1590",,18,10.1109/TCAD.2014.2334301,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907476418&doi=10.1109%2fTCAD.2014.2334301&partnerID=40&md5=c8cbb054ea9ef15cca351964c77b4ee9",Article,Scopus,2-s2.0-84907476418
"Shavezipur, M., Harrison, K., Lee, W.S., Mitra, S., Wong, H.-S.P., Howe, R.T.","Partitioning Electrostatic and Mechanical Domains in Nanoelectromechanical Relays",2014,"Journal of Microelectromechanical Systems",,,,"","",,1,10.1109/JMEMS.2014.2335157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904714442&doi=10.1109%2fJMEMS.2014.2335157&partnerID=40&md5=abecabf712abcbe4cee0620c5e5d8e9e",Article in Press,Scopus,2-s2.0-84904714442
"Shulaker, M.M., Van Rethy, J., Wu, T.F., Suriyasena Liyanage, L., Wei, H., Li, Z., Pop, E., Gielen, G., Wong, H.-S.P., Mitra, S.","Carbon nanotube circuit integration up to sub-20 nm channel lengths",2014,"ACS Nano","8","4",,"3434","3443",,31,10.1021/nn406301r,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899429472&doi=10.1021%2fnn406301r&partnerID=40&md5=0141d0edf43410d0f88cc38250c65e38",Article,Scopus,2-s2.0-84899429472
"Lin, D., Mitra, S.","QED post-silicon validation and debug: Frequently asked questions",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742937,"478","482",,4,10.1109/ASPDAC.2014.6742937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897854869&doi=10.1109%2fASPDAC.2014.6742937&partnerID=40&md5=a3992b2b6eb8e058681a0899c13783a3",Conference Paper,Scopus,2-s2.0-84897854869
"Mirkhani, S., Cho, H., Mitra, S., Abraham, J.A.","Rethinking error injection for effective resilience",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742922,"390","393",,6,10.1109/ASPDAC.2014.6742922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897846059&doi=10.1109%2fASPDAC.2014.6742922&partnerID=40&md5=63323af1e3080d08fe32df8aacd77773",Conference Paper,Scopus,2-s2.0-84897846059
"Ebrahimi, M.S., Hills, G., Sabry, M.M., Shulaker, M.M., Wei, H., Wu, T.F., Mitra, S., Wong, H.-S.P.","Monolithic 3D integration advances and challenges: From technology to system levels",2014,"2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2014",,, 7028198,"","",,7,10.1109/S3S.2014.7028198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946685730&doi=10.1109%2fS3S.2014.7028198&partnerID=40&md5=b77d65e199f7e14311305383821ea870",Conference Paper,Scopus,2-s2.0-84946685730
"Vega, A., Sethumadhavan, S., Mitra, S.","Guest Editorial: Robust and energy-secure systems",2014,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","4","2", 6819073,"165","168",,,10.1109/JETCAS.2014.2315885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903269957&doi=10.1109%2fJETCAS.2014.2315885&partnerID=40&md5=f7e75dcc34aabb28b83959e229b8fc47",Editorial,Scopus,2-s2.0-84903269957
"Shulaker, M.M., Saraswat, K., Wong, H.-S.P., Mitra, S.","Monolithic three-dimensional integration of carbon nanotube FETs with silicon CMOS",2014,"Digest of Technical Papers - Symposium on VLSI Technology",,, 6894422,"","",,3,10.1109/VLSIT.2014.6894422,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907708117&doi=10.1109%2fVLSIT.2014.6894422&partnerID=40&md5=d9b74f692423ab8a83c81d85426bace5",Conference Paper,Scopus,2-s2.0-84907708117
"Hills, G., Shulaker, M., Wei, H., Chen, H.-Y., Wong, H.-S.P., Mitra, S.","Robust design and experimental demonstrations of carbon nanotube digital circuits",2014,"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, CICC 2014",,, 6946036,"","",,1,10.1109/CICC.2014.6946036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928152146&doi=10.1109%2fCICC.2014.6946036&partnerID=40&md5=7acf153e6ab2f6d558b3a2173ce02eab",Conference Paper,Scopus,2-s2.0-84928152146
"Bobba, S., Gaillardon, P.-E., Wong, H.-S.P., Mitra, S., Zhang, J., De Micheli, G.","System level benchmarking with yield-enhanced standard cell library for carbon nanotube vlsi circuits",2014,"ACM Journal on Emerging Technologies in Computing Systems","10","4", 33,"","",,3,10.1145/2600073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901492909&doi=10.1145%2f2600073&partnerID=40&md5=61add70226db67e6b3b22c295a3af088",Article,Scopus,2-s2.0-84901492909
"Chen, Z., Philip Wong, H.-S., Mitra, S., Bol, A., Peng, L., Hills, G., Thissen, N.","Carbon nanotubes for high-performance logic",2014,"MRS Bulletin","39","8",,"719","726",,4,10.1557/mrs.2014.164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925824320&doi=10.1557%2fmrs.2014.164&partnerID=40&md5=10e7ff978dd3c127c2c5c72947ff6769",Article,Scopus,2-s2.0-84925824320
"Shulaker, M., Hills, G., Wei, H., Chen, H.-Y., Patil, N., Wong, H.-S.P., Mitra, S.","Advancements with carbon nanotube digital systems",2014,"2014 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2014",,, 6831897,"319","322",,,10.1109/IITC.2014.6831897,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903721353&doi=10.1109%2fIITC.2014.6831897&partnerID=40&md5=9b8805fb921e6806b6c49ec75329413d",Conference Paper,Scopus,2-s2.0-84903721353
"Shulaker, M.M., Van Rethy, J., Hills, G., Wei, H., Chen, H.-Y., Gielen, G., Wong, H.-S.P., Mitra, S.","Sensor-to-digital interface built entirely with carbon nanotube fets",2014,"IEEE Journal of Solid-State Circuits","49","1", 6616666,"190","201",,31,10.1109/JSSC.2013.2282092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891629293&doi=10.1109%2fJSSC.2013.2282092&partnerID=40&md5=acc6e27e68550007189578549ca936b6",Article,Scopus,2-s2.0-84891629293
"Mitra, S., Bose, P., Cheng, E., Cher, C.-Y., Cho, H., Joshi, R., Kim, Y.M., Lefurgy, C.R., Li, Y., Rodbell, K.P., Skadron, K., Stathis, J., Szafaryn, L.","The resilience wall: Cross-layer solution strategies",2014,"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2014",,, 6839639,"","",,6,10.1109/VLSI-TSA.2014.6839639,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904169947&doi=10.1109%2fVLSI-TSA.2014.6839639&partnerID=40&md5=fe5461715966d14c6ff21b6dddc12c1c",Conference Paper,Scopus,2-s2.0-84904169947
"Snir, M., Wisniewski, R.W., Abraham, J.A., Adve, S.V., Bagchi, S., Balaji, P., Belak, J., Bose, P., Cappello, F., Carlson, B., Chien, A.A., Coteus, P., Debardeleben, N.A., Diniz, P.C., Engelmann, C., Erez, M., Fazzari, S., Geist, A., Gupta, R., Johnson, F., Krishnamoorthy, S., Leyffer, S., Liberty, D., Mitra, S., Munson, T., Schreiber, R., Stearley, J., Hensbergen, E.V.","Addressing failures in exascale computing",2014,"International Journal of High Performance Computing Applications","28","2",,"129","173",,58,10.1177/1094342014522573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900560822&doi=10.1177%2f1094342014522573&partnerID=40&md5=8928f0b6524181feb2e32b78fc4001a5",Article,Scopus,2-s2.0-84900560822
"Li, Y., Cheng, E., Makar, S., Mitra, S.","Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study",2013,"Proceedings - International Test Conference",,, 6651907,"","",,10,10.1109/TEST.2013.6651907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891503079&doi=10.1109%2fTEST.2013.6651907&partnerID=40&md5=fbc27d66923303c33ba419bce6578005",Conference Paper,Scopus,2-s2.0-84891503079
"Wei, H., Shulaker, M., Wong, H.-S.P., Mitra, S.","Monolithic three-dimensional integration of carbon nanotube FET complementary logic circuits",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724663,"19.7.1","19.7.4",,7,10.1109/IEDM.2013.6724663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894296380&doi=10.1109%2fIEDM.2013.6724663&partnerID=40&md5=e44018dbde233457aee45db52edaf9af",Conference Paper,Scopus,2-s2.0-84894296380
"Harrison, K.L., Lee, W.S., Shavezipur, K., Provine, J., Mitra, S., Wong, H.-S.P., Howe, R.T.","Dual-beam, six-terminal nanoelectromechanical relays",2013,"2013 Transducers and Eurosensors XXVII: The 17th International Conference on Solid-State Sensors, Actuators and Microsystems, TRANSDUCERS and EUROSENSORS 2013",,, 6627049,"1436","1439",,,10.1109/Transducers.2013.6627049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891676081&doi=10.1109%2fTransducers.2013.6627049&partnerID=40&md5=e014d817753a7a92e149ad640c05bcf9",Conference Paper,Scopus,2-s2.0-84891676081
"Sauer, M., Kim, Y.M., Seomun, J., Kim, H.-O., Do, K.-T., Choi, J.Y., Kim, K.S., Mitra, S., Becker, B.","Early-life-failure detection using SAT-based ATPG",2013,"Proceedings - International Test Conference",,, 6651925,"","",,6,10.1109/TEST.2013.6651925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891552914&doi=10.1109%2fTEST.2013.6651925&partnerID=40&md5=55c8a5ecc55e76bfb9c94babc3d9c6aa",Conference Paper,Scopus,2-s2.0-84891552914
"Kim, Y.M., Seomun, J., Kim, H.-O., Do, K.-T., Choi, J.Y., Kim, K.S., Sauer, M., Becker, B., Mitra, S.","Detection of early-life failures in high-K metal-gate transistors and ultra low-K inter-metal dielectrics",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658544,"","",,2,10.1109/CICC.2013.6658544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892652760&doi=10.1109%2fCICC.2013.6658544&partnerID=40&md5=4b7a932ddd676db2993db7105bb9c9dd",Conference Paper,Scopus,2-s2.0-84892652760
"Shulaker, M.M., Hills, G., Patil, N., Wei, H., Chen, H.-Y., Wong, H.-S.P., Mitra, S.","Carbon nanotube computer",2013,"Nature","501","7468",,"526","530",,358,10.1038/nature12502,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885589677&doi=10.1038%2fnature12502&partnerID=40&md5=e3c3fc4ac38e37d93eb9f2f42ec97900",Article,Scopus,2-s2.0-84885589677
"Lin, D., Hong, T., Li, Y., Fallah, F., Gardner, D.S., Hakim, N., Mitra, S.","Overcoming post-silicon validation challenges through Quick Error Detection (QED)",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513523,"320","325",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885605827&partnerID=40&md5=34deb8833bd780e7c2627aae76786d50",Conference Paper,Scopus,2-s2.0-84885605827
"Wei, H., Shulaker, M., Hills, G., Chen, H.-Y., Lee, C.-S., Liyanage, L., Zhang, J., Wong, H.-S.P., Mitra, S.","Carbon nanotube circuits: Opportunities and challenges",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513582,"619","624",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885606324&partnerID=40&md5=08980566f8f5fec3292dc00928f2c040",Conference Paper,Scopus,2-s2.0-84885606324
"Shavezipur, M., Harrison, K.L., Lee, W.S., Espinosa, B., Provine, J., Mitra, S., Wong, H.-S.P., Howe, R.T.","Contact properties of titanium nitride sideewall coating for nanoelectromechanical electronics",2013,"Technical Proceedings of the 2013 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2013","1",,,"128","131",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881113095&partnerID=40&md5=b19ef37164fac505502e990ac3ada525",Conference Paper,Scopus,2-s2.0-84881113095
"Liyanage, L.S., Chen, X., Wei, H., Chen, H.-Y., Mitra, S., Wong, H.-S.P.","Reliability of graphene interconnects and n-type doping of carbon nanotube transistors",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6532045,"6A.2.1","6A.2.6",,,10.1109/IRPS.2013.6532045,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881017752&doi=10.1109%2fIRPS.2013.6532045&partnerID=40&md5=30c5947a788d6c61ec46d27579540fa4",Conference Paper,Scopus,2-s2.0-84881017752
"Cho, H., Mirkhani, S., Cher, C.-Y., Abraham, J.A., Mitra, S.","Quantitative evaluation of soft error injection techniques for robust system dsesign",2013,"Proceedings - Design Automation Conference",,, 101,"","",,55,10.1145/2463209.2488859,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879873377&doi=10.1145%2f2463209.2488859&partnerID=40&md5=1564caafddad040632264aece24b2ff3",Conference Paper,Scopus,2-s2.0-84879873377
"Hills, G., Zhang, J., Mackin, C., Shulaker, M., Wei, H., Philip Wong, H.-S., Mitra, S.","Rapid exploration of processing and design guidelines to overcome carbon nanotube variations",2013,"Proceedings - Design Automation Conference",,, 105,"","",,8,10.1145/2463209.2488864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879871813&doi=10.1145%2f2463209.2488864&partnerID=40&md5=2e4627142b61002c6dfc79c324d81fc5",Conference Paper,Scopus,2-s2.0-84879871813
"Shulaker, M., Van Rethy, J., Hills, G., Chen, H.-Y., Gielen, G., Philip Wong, H.-S., Mitra, S.","Sacha: The stanford carbon nanotube controlled handshaking robot",2013,"Proceedings - Design Automation Conference",,, 124,"","",,4,10.1145/2463209.2488887,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879853142&doi=10.1145%2f2463209.2488887&partnerID=40&md5=6b1b84ff7f31d0201920d3391a543660",Conference Paper,Scopus,2-s2.0-84879853142
"Lee, D., Lee, W.S., Chen, C., Fallah, F., Provine, J., Chong, S., Watkins, J., Howe, R.T., Wong, H.-S.P., Mitra, S.","Combinational logic design using six-terminal NEM relays",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","5", 6504552,"653","666",,22,10.1109/TCAD.2012.2232707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876762642&doi=10.1109%2fTCAD.2012.2232707&partnerID=40&md5=e11e3422b17226e490f45d6fd47b24c0",Article,Scopus,2-s2.0-84876762642
"Shulaker, M., Van Rethy, J., Hills, G., Chen, H.-Y., Gielen, G., Wong, H.-S.P., Mitra, S.","Experimental demonstration of a fully digital capacitive sensor interface built entirely using carbon-nanotube FETs",2013,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","56",, 6487660,"112","113",,15,10.1109/ISSCC.2013.6487660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876589560&doi=10.1109%2fISSCC.2013.6487660&partnerID=40&md5=98ff763ce223fe06b11de856a02b1b94",Conference Paper,Scopus,2-s2.0-84876589560
"Shavezipur, M., Lee, W.S., Harrison, K.L., Provine, J., Mitra, S., Wong, H.-S.P., Howe, R.T.","Laterally actuated nanoelectromechanical relays with compliant, low resistance contact",2013,"Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS)",,, 6474293,"520","523",,4,10.1109/MEMSYS.2013.6474293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875475770&doi=10.1109%2fMEMSYS.2013.6474293&partnerID=40&md5=3d519843e83b94418ba5ee487ca1a4dc",Conference Paper,Scopus,2-s2.0-84875475770
"Parsa, R., Lee, W.S., Shavezipur, M., Provine, J., Maboudian, R., Mitra, S., Wong, H.-S.P., Howe, R.T.","Laterally actuated platinum-coated polysilicon NEM relays",2013,"Journal of Microelectromechanical Systems","22","3", 6472001,"768","778",,11,10.1109/JMEMS.2013.2244779,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878567660&doi=10.1109%2fJMEMS.2013.2244779&partnerID=40&md5=9152978fc7770649ab1037392824f46b",Article,Scopus,2-s2.0-84878567660
"Gupta, P., Agarwal, Y., Dolecek, L., Dutt, N., Gupta, R.K., Kumar, R., Mitra, S., Nicolau, A., Rosing, T.S., Srivastava, M.B., Swanson, S., Sylvester, D.","Underdesigned and opportunistic computing in presence of hardware variability",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","1", 6387697,"8","23",,57,10.1109/TCAD.2012.2223467,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871755652&doi=10.1109%2fTCAD.2012.2223467&partnerID=40&md5=a0c77e8710d52920be6f844d6eab4fcb",Article,Scopus,2-s2.0-84871755652
"De Micheli, G., Mitra, S., Ogorzalek, M.","Editorial",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","4", 6374253,"653","657",,,10.1109/JETCAS.2012.2226376,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871398377&doi=10.1109%2fJETCAS.2012.2226376&partnerID=40&md5=c5ddf374dd8c90c938ea115594dd0477",Review,Scopus,2-s2.0-84871398377
"Yazdi, S.M.S.T., Cho, H., Sun, Y., Mitra, S., Dolecek, L.","Probabilistic analysis of Gallager B faulty decoder",2012,"IEEE International Conference on Communications",,, 6364662,"7019","7023",,9,10.1109/ICC.2012.6364662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871995802&doi=10.1109%2fICC.2012.6364662&partnerID=40&md5=53863f5004d7c65a500982f944bac18c",Conference Paper,Scopus,2-s2.0-84871995802
"Wei, H., Wu, T.F., Sekar, D., Cronquist, B., Pease, R.F., Mitra, S.","Cooling three-dimensional integrated circuits using power delivery networks",2012,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6479040,"14.2.1","14.2.4",,2,10.1109/IEDM.2012.6479040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876098450&doi=10.1109%2fIEDM.2012.6479040&partnerID=40&md5=6d8cd88b9c19ff7f02e6c236b77dedba",Conference Paper,Scopus,2-s2.0-84876098450
"Lin, D., Hong, T., Fallah, F., Hakim, N., Mitra, S.","Quick detection of difficult bugs for effective post-silicon validation",2012,"Proceedings - Design Automation Conference",,,,"561","566",,20,10.1145/2228360.2228461,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863556903&doi=10.1145%2f2228360.2228461&partnerID=40&md5=cf06d89d6401d8b78c610fdef89d332b",Conference Paper,Scopus,2-s2.0-84863556903
"Yi, H., Bao, X.-Y., Zhang, J., Bencher, C., Chang, L.-W., Chen, X., Tiberio, R., Conway, J., Dai, H., Chen, Y., Mitra, S., Wong, H.-S.P.","Flexible control of block copolymer directed self-assembly using small, topographical templates: Potential lithography solution for integrated circuit contact hole patterning",2012,"Advanced Materials","24","23",,"3107","3114",,71,10.1002/adma.201200265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862178234&doi=10.1002%2fadma.201200265&partnerID=40&md5=7fad8c2862caa90bc979fbb3c387708a",Article,Scopus,2-s2.0-84862178234
"Chen, C., Lee, W.S., Parsa, R., Chong, S., Provine, J., Watt, J., Howe, R.T., Wong, H.-S.P., Mitra, S.","Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176703,"1361","1366",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862112740&partnerID=40&md5=7a51800cb0937844a11fffc256f80e37",Conference Paper,Scopus,2-s2.0-84862112740
"Cho, H., Leem, L., Mitra, S.","ERSA: Error resilient system architecture for probabilistic applications",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","4", 6171059,"546","558",,45,10.1109/TCAD.2011.2179038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859059850&doi=10.1109%2fTCAD.2011.2179038&partnerID=40&md5=a6030aefefba1584deaa3e9b3f8c1c06",Article,Scopus,2-s2.0-84859059850
"Zhang, J., Lin, A., Patil, N., Wei, H., Wei, L., Philip Wong, H.-S., Mitra, S.","Robust digital VLSI using carbon nanotubes",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","4", 6171056,"453","471",,57,10.1109/TCAD.2012.2187527,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859048309&doi=10.1109%2fTCAD.2012.2187527&partnerID=40&md5=ace8190c297a5021b7fde3f983b766a4",Article,Scopus,2-s2.0-84859048309
"Chen, H.-Y., Lin, A., Liyanage, L.S., Beasley, C., Patil, N., Wei, H., Mitra, S., Wong, H.-S.P.","Single-tube characterization methodology for experimental and analytical evaluation of carbon nanotube synthesis",2012,"Japanese Journal of Applied Physics","51","4 PART 2", 04DB02,"","",,9,10.1143/JJAP.51.04DB02,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860382953&doi=10.1143%2fJJAP.51.04DB02&partnerID=40&md5=7a908ba0770348b539dadaf4ccdf67e5",Article,Scopus,2-s2.0-84860382953
"Liyanage, L.S., Lee, H., Patil, N., Park, S., Mitra, S., Bao, Z., Wong, H.-S.P.","Wafer-scale fabrication and characterization of thin-film transistors with polythiophene-sorted semiconducting carbon nanotube networks",2012,"ACS Nano","6","1",,"451","458",,31,10.1021/nn203771u,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856159065&doi=10.1021%2fnn203771u&partnerID=40&md5=1df99d0c22ae6a2f9cbd2f2c01359e33",Article,Scopus,2-s2.0-84856159065
"Chong, S., Lee, B., Mitra, S., Howe, R.T., Wong, H.-S.P.","Integration of nanoelectromechanical relays with silicon nMOS",2012,"IEEE Transactions on Electron Devices","59","1", 6082431,"255","258",,17,10.1109/TED.2011.2172946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855417615&doi=10.1109%2fTED.2011.2172946&partnerID=40&md5=306c9763628d83e394a986d358297fad",Article,Scopus,2-s2.0-84855417615
"Lee, W.S., Cloud, A.N., Provine, J., Tayebi, N., Parsa, R., Mitra, S., Wong, H.-S.P., Abelson, J.R., Howe, R.T.","CVD hafnium diboride as a contact material for nanoelectromechanical switches",2012,"Technical Digest - Solid-State Sensors, Actuators, and Microsystems Workshop",,,,"437","440",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944686033&partnerID=40&md5=dd7e773a59b3a2d518744063cd2d2a1c",Conference Paper,Scopus,2-s2.0-84944686033
"Yi, H., Bao, X.-Y., Zhang, J., Tiberio, R., Conway, J., Chang, L.-W., Mitra, S., Wong, H.-S.P.","Contact-hole patterning for random logic circuits using block copolymer directed self-assembly",2012,"Proceedings of SPIE - The International Society for Optical Engineering","8323",, 83230W,"","",,30,10.1117/12.912804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894438636&doi=10.1117%2f12.912804&partnerID=40&md5=15df9cc952d46e1bdd51da6519f0ca7d",Conference Paper,Scopus,2-s2.0-84894438636
"Mitra, S., Cho, H., Hong, T., Kim, Y.M., Lee, H.-H.K., Leem, L., Li, Y., Lin, D., Mintarno, E., Mui, D., Park, S.-B., Patil, N., Wei, H., Zhang, J.","Robust system design",2011,"IPSJ Transactions on System LSI Design Methodology","4",,,"2","30",,1,10.2197/ipsjtsldm.4.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82455188611&doi=10.2197%2fipsjtsldm.4.2&partnerID=40&md5=c329c3b8b0fa6b5919c90c6bab1d4036",Article,Scopus,2-s2.0-82455188611
"Dong, C., Chen, C., Mitra, S., Chen, D.","Architecture and performance evaluation of 3D CMOS-NEM FPGA",2011,"International Workshop on System Level Interconnect Prediction, SLIP",,, 6135428,"","",,7,10.1109/SLIP.2011.6135428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863173710&doi=10.1109%2fSLIP.2011.6135428&partnerID=40&md5=22a9a23e57774e4ad1bd168de5e61d90",Conference Paper,Scopus,2-s2.0-84863173710
"Zhang, J., Patil, N., Philip Wong, H.-S., Mitra, S.","Overcoming carbon nanotube variations through co-optimized technology and circuit design",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131490,"4.6.1","4.6.4",,17,10.1109/IEDM.2011.6131490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863080094&doi=10.1109%2fIEDM.2011.6131490&partnerID=40&md5=52b0ed0dd5b29aa3888a0d94bf7d102c",Conference Paper,Scopus,2-s2.0-84863080094
"Wei, H., Chen, H.-Y., Liyanage, L., Wong, H.-S.P., Mitra, S.","Air-stable technique for fabricating n-type carbon nanotube FETs",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131595,"23.2.1","23.2.4",,8,10.1109/IEDM.2011.6131595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863032905&doi=10.1109%2fIEDM.2011.6131595&partnerID=40&md5=e5a78d2336ee7f35384b86cd333eae28",Conference Paper,Scopus,2-s2.0-84863032905
"Chong, S., Lee, B., Parizi, K.B., Provine, J., Mitra, S., Howe, R.T., Wong, H.-S.P.","Integration of nanoelectromechanical (NEM) relays with silicon CMOS with functional CMOS-NEM circuit",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131645,"30.5.1","30.5.4",,18,10.1109/IEDM.2011.6131645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863012171&doi=10.1109%2fIEDM.2011.6131645&partnerID=40&md5=5ca8dcac22227ca15cbc18297fa677ac",Conference Paper,Scopus,2-s2.0-84863012171
"Patil, N., Lin, A., Zhang, J., Wei, H., Wong, H.-S.P., Mitra, S.","Imperfection-immune carbon nanotube VLSI circuits",2011,"Nanoelectronic Circuit Design",,,,"277","305",,,10.1007/978-1-4419-7609-3_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890207195&doi=10.1007%2f978-1-4419-7609-3_8&partnerID=40&md5=90fcbe6339c3ddd233217aec70003859",Book Chapter,Scopus,2-s2.0-84890207195
"Wei, H., Zhang, J., Wei, L., Patil, N., Lin, A., Shulaker, M.M., Chen, H.-Y., Wong, H.-S.P., Mitra, S.","Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105330,"227","230",,5,10.1109/ICCAD.2011.6105330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862908148&doi=10.1109%2fICCAD.2011.6105330&partnerID=40&md5=f245b09f8442d0055bed8731fd4573fe",Conference Paper,Scopus,2-s2.0-84862908148
"Wong, H.-S.P., Mitra, S., Akinwande, D., Beasley, C., Chai, Y., Chen, H.-Y., Chen, X., Close, G., Deng, J., Hazeghi, A., Liang, J., Lin, A., Liyanage, L.S., Luo, J., Parker, J., Patil, N., Shulaker, M., Wei, H., Wei, L., Zhang, J.","Carbon nanotube electronics - Materials, devices, circuits, design, modeling, and performance projection",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131594,"23.1.1","23.1.4",,10,10.1109/IEDM.2011.6131594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863012745&doi=10.1109%2fIEDM.2011.6131594&partnerID=40&md5=7a976550d74bc079684224a1778e3472",Conference Paper,Scopus,2-s2.0-84863012745
"Lee, D., Mitra, S., Howe, R.T., Wong, H.-S.P.","Multi-spacer technique for low-voltage, high-aspect-ratio lateral electrostatic actuators",2011,"2011 16th International Solid-State Sensors, Actuators and Microsystems Conference, TRANSDUCERS'11",,, 5969833,"2602","2605",,1,10.1109/TRANSDUCERS.2011.5969833,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052115105&doi=10.1109%2fTRANSDUCERS.2011.5969833&partnerID=40&md5=27e82288fed0b29c9a4aad86f11c6046",Conference Paper,Scopus,2-s2.0-80052115105
"Lee, W.S., Chong, S., Parsa, R., Provine, J., Lee, D., Mitra, S., Wong, H.-S.P., Howe, R.T.","Dual sidewall lateral nanoelectromechanical relays with beam isolation",2011,"2011 16th International Solid-State Sensors, Actuators and Microsystems Conference, TRANSDUCERS'11",,, 5969835,"2606","2609",,10,10.1109/TRANSDUCERS.2011.5969835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052116151&doi=10.1109%2fTRANSDUCERS.2011.5969835&partnerID=40&md5=80586ace6547c4342ff5f5f1a594bfdd",Conference Paper,Scopus,2-s2.0-80052116151
"Mitra, S., Srinivasan, A.","Small discrete fourier transforms on GPUs",2011,"Proceedings - 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGrid 2011",,, 5948594,"33","42",,4,10.1109/CCGrid.2011.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961162537&doi=10.1109%2fCCGrid.2011.14&partnerID=40&md5=1456b600e54346882e4fab7ae802d424",Conference Paper,Scopus,2-s2.0-79961162537
"Zhang, J., Patil, N.P., Hazeghi, A., Wong, H.-S.P., Mitra, S.","Characterization and design of logic circuits in the presence of carbon nanotube density variations",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","8", 5956874,"1103","1113",,23,10.1109/TCAD.2011.2121010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960670671&doi=10.1109%2fTCAD.2011.2121010&partnerID=40&md5=43a4869102c9f2946d069a3b944e3d45",Article,Scopus,2-s2.0-79960670671
"Chen, X., Lin, A., Wei, L., Patil, N., Wei, H., Chen, H.-Y., Mitra, S., Wong, H.-S.P.","Carbon-based nanomaterial for nanoelectronics",2011,"ECS Transactions","35","3",,"259","269",,,10.1149/1.3569919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960797563&doi=10.1149%2f1.3569919&partnerID=40&md5=3ece6e879ff8ddaa12b2a2dd8e5e4147",Conference Paper,Scopus,2-s2.0-79960797563
"Chen, H.-Y., Patil, N., Lin, A., Wei, L., Beasley, C., Zhang, J., Chen, X., Wei, H., Liyanage, L.S., Shulaker, M.M., Mitra, S., Wong, H.-S.P.","Carbon electronics - From material synthesis to circuit demonstration",2011,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings",,, 5872209,"8","9",,1,10.1109/VTSA.2011.5872209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960016937&doi=10.1109%2fVTSA.2011.5872209&partnerID=40&md5=63026caceef72d3f2a67a65ad919cb8c",Conference Paper,Scopus,2-s2.0-79960016937
"Patil, N., Lin, A., Zhang, J.J., Wei, H., Anderson, K., Wong, P.H.-S., Mitra, S.","Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes",2011,"IEEE Transactions on Nanotechnology","10","4", 5570974,"744","750",,34,10.1109/TNANO.2010.2076323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960281144&doi=10.1109%2fTNANO.2010.2076323&partnerID=40&md5=abf7217388cffa92bcbab988d864cc21",Article,Scopus,2-s2.0-79960281144
"Ousterhout, J., Agrawal, P., Erickson, D., Kozyrakis, C., Leverich, J., Mazières, D., Mitra, S., Narayanan, A., Ongaro, D., Parulkar, G., Rosenblum, M., Rumble, S.M., Stratmann, E., Stutsman, R.","The case for RAMC loud",2011,"Communications of the ACM","54","7",,"121","130",,73,10.1145/1965724.1965751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960006372&doi=10.1145%2f1965724.1965751&partnerID=40&md5=919fef55636be56b4e1a27b944716bc2",Article,Scopus,2-s2.0-79960006372
"Shulaker, M.M., Wei, H., Patil, N., Provine, J., Chen, H.-Y., Wong, H.-S.P., Mitra, S.","Linear increases in carbon nanotube density through multiple transfer technique",2011,"Nano Letters","11","5",,"1881","1886",,44,10.1021/nl200063x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955892163&doi=10.1021%2fnl200063x&partnerID=40&md5=0bc8482a09fa53b3f1143fb0783455c0",Article,Scopus,2-s2.0-79955892163
"Mintarno, E., Skaf, J., Zheng, R., Velamala, J.B., Cao, Y., Boyd, S., Dutton, R.W., Mitra, S.","Self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","5", 5752409,"760","773",,45,10.1109/TCAD.2010.2100531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955364564&doi=10.1109%2fTCAD.2010.2100531&partnerID=40&md5=e3a32e08948ac2ea88ec93b4f8fbb9cb",Article,Scopus,2-s2.0-79955364564
"Opatkiewicz, J.P., Lemieux, M.C., Patil, N.P., Wei, H., Mitra, S., Bao, Z.","The effect of amine protonation on the electrical properties of spin-assembled single-walled carbon nanotube networks",2011,"Nanotechnology","22","12", 125201,"","",,7,10.1088/0957-4484/22/12/125201,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951828287&doi=10.1088%2f0957-4484%2f22%2f12%2f125201&partnerID=40&md5=f8aa537e227fc0bbe70d0c8c25fa4373",Article,Scopus,2-s2.0-79951828287
"Mitra, S., Brelsford, K., Kim, Y.M., Lee, H.-H.K., Li, Y.","Robust system design to overcome CMOS reliability challenges",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","1", 5751208,"30","41",,52,10.1109/JETCAS.2011.2135630,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957872175&doi=10.1109%2fJETCAS.2011.2135630&partnerID=40&md5=60652f3c3104a40e3998d053e89a6040",Article,Scopus,2-s2.0-79957872175
"Loi, I., Angiolini, F., Fujita, S., Mitra, S., Benini, L.","Characterization and implementation of fault-tolerant vertical links for 3-D networks-on-chip",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","1",,"124","134",,41,10.1109/TCAD.2010.2065990,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893172445&doi=10.1109%2fTCAD.2010.2065990&partnerID=40&md5=4aef39789be7770b657f75553d2eccd6",Article,Scopus,2-s2.0-84893172445
"Mitra, S.","Design and validation of robust systems",2010,"Proceedings - 2010 International Symposium on Electronic System Design, ISED 2010",,, 5715138,"11","13",,1,10.1109/ISED.2010.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952570259&doi=10.1109%2fISED.2010.11&partnerID=40&md5=e015089922af8257abbf8e67a4775af1",Conference Paper,Scopus,2-s2.0-79952570259
"Lee, D., Lee, W.S., Mitra, S., Howe, R.T., Wong, H.-S.P.","Four-mask process based on spacer technology for scaled-down lateral NEM electrostatic actuators",2010,"2010 International Conference on Optical MEMS and Nanophotonics, Optical MEMS and Nanophotonics 2010",,, 5672196,"35","36",,1,10.1109/OMEMS.2010.5672196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751540966&doi=10.1109%2fOMEMS.2010.5672196&partnerID=40&md5=afb37ceda501c2a6c617121e121869dd",Conference Paper,Scopus,2-s2.0-78751540966
"Leem, L., Cho, H., Lee, H.-H., Moon Kim, Y., Li, Y., Mitra, S.","Cross-layer error resilience for robust systems",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654129,"177","180",,6,10.1109/ICCAD.2010.5654129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650887553&doi=10.1109%2fICCAD.2010.5654129&partnerID=40&md5=3da2a0f8049b76cf30aa511cda0cf6ed",Conference Paper,Scopus,2-s2.0-78650887553
"Hong, T., Li, Y., Park, S.-B., Mui, D., Lin, D., Kaleq, Z.A., Hakim, N., Naeimi, H., Gardner, D.S., Mitra, S.","QED: Quick error detection tests for effective post-silicon validation",2010,"Proceedings - International Test Conference",,, 5699215,"","",,39,10.1109/TEST.2010.5699215,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951593931&doi=10.1109%2fTEST.2010.5699215&partnerID=40&md5=90fecd0ca33a70ef5fd0d3e5cfd01e38",Conference Paper,Scopus,2-s2.0-79951593931
"Moon Kim, Y., Kameda, Y., Kim, H., Mizuno, M., Mitra, S.","Low-cost gate-oxide early-life failure detection in robust systems",2010,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5560326,"125","126",,18,10.1109/VLSIC.2010.5560326,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958002043&doi=10.1109%2fVLSIC.2010.5560326&partnerID=40&md5=e46a601e9f7871b98db5d46fb7ebd2d6",Conference Paper,Scopus,2-s2.0-77958002043
"Lee, H.-H.K., Lilja, K., Bounasser, M., Relangi, P., Linscott, I.R., Inan, U.S., Mitra, S.","LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design",2010,"IEEE International Reliability Physics Symposium Proceedings",,, 5488829,"203","212",,60,10.1109/IRPS.2010.5488829,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957911501&doi=10.1109%2fIRPS.2010.5488829&partnerID=40&md5=a3fa12c0c5b1e473225814a038817394",Conference Paper,Scopus,2-s2.0-77957911501
"Wei, H., Patil, N., Zhang, J., Lin, A., Chen, H.-Y., Wong, H.-S.P., Mitra, S.","Efficient metallic carbon nanotube removal readily scalable to wafer-level VLSI CNFET circuits",2010,"Digest of Technical Papers - Symposium on VLSI Technology",,, 5556242,"237","238",,24,10.1109/VLSIT.2010.5556242,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957887100&doi=10.1109%2fVLSIT.2010.5556242&partnerID=40&md5=50bd62f80185b948a8d19a90e2e52295",Conference Paper,Scopus,2-s2.0-77957887100
"Park, S.-B., Bracy, A., Wang, H., Mitra, S.","BLoG: Post-silicon bug localization in processors using bug localization graphs",2010,"Proceedings - Design Automation Conference",,,,"368","373",,23,10.1145/1837274.1837282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956209773&doi=10.1145%2f1837274.1837282&partnerID=40&md5=9a42db1add52bf626f56f869d932d375",Conference Paper,Scopus,2-s2.0-77956209773
"Mitra, S., Seshia, S.A., Nicolici, N.","Post-silicon validation opportunities, challenges and recent advances",2010,"Proceedings - Design Automation Conference",,,,"12","17",,72,10.1145/1837274.1837280,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956210287&doi=10.1145%2f1837274.1837280&partnerID=40&md5=bea272f5ed2fa9880dae857a5daa98d3",Conference Paper,Scopus,2-s2.0-77956210287
"Zhang, J., Bobba, S., Patil, N., Lin, A., Philip Wong, H.-S., De Micheli, G., Mitra, S.","Carbon nanotube correlation: Promising opportunity for CNFET circuit yield enhancement",2010,"Proceedings - Design Automation Conference",,,,"889","892",,31,10.1145/1837274.1837497,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956206855&doi=10.1145%2f1837274.1837497&partnerID=40&md5=5c292a69d48ef1a21d6102499aeb6150",Conference Paper,Scopus,2-s2.0-77956206855
"Lin, A., Zhang, J., Patil, N., Wei, H., Mitra, S., Wong, H.-S.P.","ACCNT: A metallic-CNT-tolerant design methodology for carbon nanotube VLSI: Analyses and design guidelines",2010,"IEEE Transactions on Electron Devices","57","9", 5508386,"2284","2295",,20,10.1109/TED.2010.2053207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956061311&doi=10.1109%2fTED.2010.2053207&partnerID=40&md5=b45bc21dea050e814156c6c39f660688",Article,Scopus,2-s2.0-77956061311
"Li, Y., Mutlu, O., Gardner, D.S., Mitra, S.","Concurrent autonomous self-test for uncore components in system-on-chips",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469571,"232","237",,25,10.1109/VTS.2010.5469571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953883349&doi=10.1109%2fVTS.2010.5469571&partnerID=40&md5=c2ad2932e403e9fa55ed7008bf599cb7",Conference Paper,Scopus,2-s2.0-77953883349
"Kim, Y.M., Chen, T.W., Kameda, Y., Mizuno, M., Mitra, S.","Gate-oxide early-life failure identification using delay shifts",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469615,"69","74",,7,10.1109/VTS.2010.5469615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953901218&doi=10.1109%2fVTS.2010.5469615&partnerID=40&md5=74f66fbbe0015ccc52551b8467374dc1",Conference Paper,Scopus,2-s2.0-77953901218
"Mitra, S., Brelsford, K., Sanda, P.N.","Cross-layer resilience challenges: Metrics and optimization",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456961,"1029","1034",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953111628&partnerID=40&md5=e60a29e0ad54d80ba616c6167343f583",Conference Paper,Scopus,2-s2.0-77953111628
"Kanoria, Y., Mitra, S., Montanari, A.","Statistical static timing analysis using Markov chain Monte Carlo",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456938,"813","818",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953095925&partnerID=40&md5=85cb2b6f2478dbfaf1e9016edcafb29d",Conference Paper,Scopus,2-s2.0-77953095925
"Leem, L., Cho, H., Bau, J., Jacobson, Q.A., Mitra, S.","ERSA: Error resilient system architecture for probabilistic applications",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457059,"1560","1565",,114,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953110390&partnerID=40&md5=7f42b7fc3643c2797c36e812e941e2e7",Conference Paper,Scopus,2-s2.0-77953110390
"Zhang, J., Patil, N., Lin, A., Wong, H.-S.P., Mitra, S.","Carbon nanotube circuits: Living with imperfections and variations",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456983,"1159","1164",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953116664&partnerID=40&md5=8e8d9525991723302b15f0826d29d71f",Conference Paper,Scopus,2-s2.0-77953116664
"Mintarno, E., Skaf, J., Zheng, R., Velamala, J., Cao, Y., Boyd, S., Dutton, R.W., Mitra, S.","Optimized self-tuning for circuit aging",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457140,"586","591",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953113043&partnerID=40&md5=4855b0ead8ca56583b2481a112c141a6",Conference Paper,Scopus,2-s2.0-77953113043
"Lee, D., Lee, W.S., Provine, J., Lee, J.-O., Yoon, J.-B., Howe, R.T., Mitra, S., Wong, H.-S.P.","Titanium nitride sidewall stringer process for lateral nanoelectromechanical relays",2010,"Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS)",,, 5442466,"456","459",,8,10.1109/MEMSYS.2010.5442466,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952748531&doi=10.1109%2fMEMSYS.2010.5442466&partnerID=40&md5=bc5db9952d26d370b18b81e6707745c8",Conference Paper,Scopus,2-s2.0-77952748531
"Chen, C., Parsa, R., Patil, N., Chong, S., Akarvardar, K., Provine, J., Lewis, D., Watt, J., Howe, R.T., Wong, H.-S.P., Mitra, S.","Efficient FPGAs using nanoelectromechanical relays",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"273","282",,33,10.1145/1723112.1723158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951588072&doi=10.1145%2f1723112.1723158&partnerID=40&md5=b3fb84e3f07983595dffc5c008ee73fa",Conference Paper,Scopus,2-s2.0-77951588072
"Mitra, S.","Robust system design",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401207,"434","439",,8,10.1109/VLSI.Design.2010.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949948510&doi=10.1109%2fVLSI.Design.2010.77&partnerID=40&md5=57bb21fb57a18791fd1d242389b95f27",Conference Paper,Scopus,2-s2.0-77949948510
"Park, S.-B., Mitra, S.","Post-silicon bug localization for processors using IFRA",2010,"Communications of the ACM","53","2",,"106","113",,10,10.1145/1646353.1646377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75749103821&doi=10.1145%2f1646353.1646377&partnerID=40&md5=161196f992a8db6102c7d860792cbc08",Article,Scopus,2-s2.0-75749103821
"LeMieux, M.C., Sok, S., Roberts, M.E., Opatkiewicz, J.P., Liu, D., Barman, S.N., Patil, N., Mitra, S., Bao, Z.","Solution assembly of organized carbon nanotube networks for thin-film transistors",2009,"ACS Nano","3","12",,"4089","4097",,66,10.1021/nn900827v,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73849133633&doi=10.1021%2fnn900827v&partnerID=40&md5=ba1b66d541d874d2add4fecece480f2b",Article,Scopus,2-s2.0-73849133633
"Li, Y., Mutlu, O., Mitra, S.","Operating system scheduling for efficient online self-test in robust systems",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361292,"201","208",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349108513&partnerID=40&md5=bdf273def46c70390416ed3f326e8c6b",Conference Paper,Scopus,2-s2.0-76349108513
"Li, Y., Kim, Y.M., Mintarno, E., Mitra, S., Gardner, D.S.","Overcoming early-life failure and aging for robust systems",2009,"IEEE Design and Test of Computers","26","6",,"28","39",,50,10.1109/MDT.2009.152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249117434&doi=10.1109%2fMDT.2009.152&partnerID=40&md5=48ffa70e26d6edbb88f45e5dc451c71d",Article,Scopus,2-s2.0-73249117434
"Wei, H., Patil, N., Lin, A., Wong, H.-S.P., Mitra, S.","Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects",2009,"Technical Digest - International Electron Devices Meeting, IEDM",,, 5424292,"23.5.1","23.5.4",,10,10.1109/IEDM.2009.5424292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952405135&doi=10.1109%2fIEDM.2009.5424292&partnerID=40&md5=ebdc19d75293392c3a8ce8da3f5ab77b",Conference Paper,Scopus,2-s2.0-77952405135
"Lin, A., Patil, N., Wei, H., Mitra, S., Wong, H.-S.P.","ACCNT-A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration",2009,"IEEE Transactions on Electron Devices","56","12", 5306153,"2969","2978",,25,10.1109/TED.2009.2033168,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859891508&doi=10.1109%2fTED.2009.2033168&partnerID=40&md5=d850b5fc118f728055a8773b1982e9cb",Article,Scopus,2-s2.0-84859891508
"Chong, S., Akarvardar, K., Parsa, R., Yoon, J.-B., Howe, R.T., Mitra, S., Wong, H.-S.P.","Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361249,"478","484",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349113814&partnerID=40&md5=56178a3a7c6fe75988bfd92e3c550f49",Conference Paper,Scopus,2-s2.0-76349113814
"Patil, N., Lin, A., Zhang, J., Wei, H., Anderson, K., Wong, H.-S.P., Mitra, S.","VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs",2009,"Technical Digest - International Electron Devices Meeting, IEDM",,, 5424295,"23.4.1","23.4.4",,34,10.1109/IEDM.2009.5424295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952326542&doi=10.1109%2fIEDM.2009.5424295&partnerID=40&md5=cd0bacc5a1d7d28ceb7ee0ec38e31431",Conference Paper,Scopus,2-s2.0-77952326542
"Zheng, R., Velamala, J., Reddy, V., Balakrishnan, V., Mintarno, E., Mitra, S., Krishnan, S., Cao, Y.","Circuit aging prediction for low-power operation",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280814,"427","430",,33,10.1109/CICC.2009.5280814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049160392&doi=10.1109%2fCICC.2009.5280814&partnerID=40&md5=ba3a5ac5a759e94c2c373d40218811bb",Conference Paper,Scopus,2-s2.0-74049160392
"Park, S.-B., Mitra, S.","IFRA: Post-silicon bug localization in processors",2009,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 5340160,"154","159",,2,10.1109/HLDVT.2009.5340160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549260927&doi=10.1109%2fHLDVT.2009.5340160&partnerID=40&md5=08ae5298d4830b3a85a4aa1ca964daca",Conference Paper,Scopus,2-s2.0-76549260927
"Lin, A., Patil, N., Wei, H., Mitra, S., Wong, H.-S.P.","A metallic-CNT-tolerant carbon nanotube technology using asymmetrically-correlated CNTs (ACCNT)",2009,"Digest of Technical Papers - Symposium on VLSI Technology",,, 5200681,"182","183",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71049121054&partnerID=40&md5=8fdd65a2a0b34691aa45da1f89a9b94f",Conference Paper,Scopus,2-s2.0-71049121054
"Tze, W.C., Young, M.K., Kim, K., Kameda, Y., Mizuno, M., Mitra, S.","Experimental study of gate oxide early-life failures",2009,"IEEE International Reliability Physics Symposium Proceedings",,, 5173324,"650","658",,12,10.1109/IRPS.2009.5173324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449094594&doi=10.1109%2fIRPS.2009.5173324&partnerID=40&md5=c716caba3a373f1938398197e380f16c",Conference Paper,Scopus,2-s2.0-70449094594
"Zhang, J., Patil, N., Hazeghi, A., Mitra, S.","Carbon nanotube circuits in the presence of carbon nanotube density variations",2009,"Proceedings - Design Automation Conference",,, 5227199,"71","76",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350727154&partnerID=40&md5=ad816a8d35bd44b73f9360fe736aafac",Conference Paper,Scopus,2-s2.0-70350727154
"Patil, N., Lin, A., Zhang, J., Wong, H.-S.P., Mitra, S.","Digital VLSI logic technology using carbon nanotube FETs: Frequently asked questions",2009,"Proceedings - Design Automation Conference",,, 5227139,"304","309",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350704957&partnerID=40&md5=c30acfa4662866175506b0946907b852",Conference Paper,Scopus,2-s2.0-70350704957
"Baba, A.H., Mitra, S.","Testing for transistor aging",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116636,"215","220",,33,10.1109/VTS.2009.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350374092&doi=10.1109%2fVTS.2009.56&partnerID=40&md5=9319b812c0f6f191fdcd1de589d2dbe8",Conference Paper,Scopus,2-s2.0-70350374092
"Mitra, S., Jie, Z., Patil, N., Hai, W.","Imperfection-immune VLSI logic circuits using carbon nanotube field effect transistors",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090705,"436","441",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350060186&partnerID=40&md5=95d0f2b0d9a70fb484107500e8ea934f",Conference Paper,Scopus,2-s2.0-70350060186
"Park, S.-B., Hong, T., Mitra, S.","Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA)",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","10", 5247122,"1545","1558",,40,10.1109/TCAD.2009.2030595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349732867&doi=10.1109%2fTCAD.2009.2030595&partnerID=40&md5=826abdef5c0811eff87e8bd83dc5fc07",Article,Scopus,2-s2.0-70349732867
"Patil, N., Lin, A., Myers, E.R., Ryu, K., Badmaev, A., Zhou, C., Philip Wong, H.-S., Mitra, S.","Wafer-scale growth and transfer of aligned single-walled carbon nanotubes",2009,"IEEE Transactions on Nanotechnology","8","4", 4799195,"498","504",,122,10.1109/TNANO.2009.2016562,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67949117067&doi=10.1109%2fTNANO.2009.2016562&partnerID=40&md5=a98b11352a5f2a31bcefd154661fcd81",Article,Scopus,2-s2.0-67949117067
"Chen, T.W., Ito, C., Loh, W., Wang, W., Doddapaneni, K., Mitra, S., Dutton, R.W.","Design methodology and protection strategy for ESD-CDM robust digital system design in 90-nm and 130-nm technologies",2009,"IEEE Transactions on Electron Devices","56","2",,"275","283",,6,10.1109/TED.2008.2010586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59849112629&doi=10.1109%2fTED.2008.2010586&partnerID=40&md5=0f45ecfe1982edd5e4b004044249dcf1",Article,Scopus,2-s2.0-59849112629
"Park, S.-B., Hong, T., Mitra, S.","Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA)",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1545","1558",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955185499&partnerID=40&md5=4f7740d3f8643340752b0f829f46bdfc",Article,Scopus,2-s2.0-77955185499
"Patil, N., Deng, J., Mitra, S., Wong, H.-S.P.","Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits",2009,"IEEE Transactions on Nanotechnology","8","1", 4663869,"37","45",,97,10.1109/TNANO.2008.2006903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049086559&doi=10.1109%2fTNANO.2008.2006903&partnerID=40&md5=1e676413baf54e0939dd456630f81c59",Article,Scopus,2-s2.0-59049086559
"Zhang, J., Patil, N.P., Mitra, S.","Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1307","1320",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955197950&partnerID=40&md5=80e28338f83818c1f0f1b99f901a6683",Article,Scopus,2-s2.0-77955197950
"Ryu, K., Badmaev, A., Wang, C., Lin, A., Patil, N., Gomez, L., Kumar, A., Mitra, S., Philip Wong, H.-S., Zhou, C.","CMOS-analogous wafer-scale nanotube-on-lnsulator approach for submicrometer devices and integrated circuits using aligned nanotubes",2009,"Nano Letters","9","1",,"189","197",,130,10.1021/nl802756u,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-61649106078&doi=10.1021%2fnl802756u&partnerID=40&md5=6c769cf9111aa2eede73c9f17103b411",Article,Scopus,2-s2.0-61649106078
"Lin, A., Patil, N., Ryu, K., Badmaev, A., Gomez De Arco, L., Zhou, C., Mitra, S., Philip Wong, H.-S.","Threshold voltage and on-off ratio tuning for multiple-tube carbon nanotube FETs",2009,"IEEE Transactions on Nanotechnology","8","1", 4604725,"4","9",,43,10.1109/TNANO.2008.2004706,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049099173&doi=10.1109%2fTNANO.2008.2004706&partnerID=40&md5=3a4234f183fa0fb27e95888b2fdd54ed",Article,Scopus,2-s2.0-59049099173
"Loi, I., Mitra, S., Lee, T.H., Fujita, S., Benini, L.","A low-overhead fault tolerance scheme for TSV-based 3D network on chip links",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681638,"599","602",,123,10.1109/ICCAD.2008.4681638,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849122475&doi=10.1109%2fICCAD.2008.4681638&partnerID=40&md5=bf84b2aac3ae2c335bfe6dbb736c1337",Conference Paper,Scopus,2-s2.0-57849122475
"Mitra, S.","Circuit failure prediction for robust system design",2008,"IEEE International Integrated Reliability Workshop Final Report",,, 4796145,"","",,,10.1109/IRWS.2008.4796145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650760926&doi=10.1109%2fIRWS.2008.4796145&partnerID=40&md5=0afdd50a07451847bccbb71dae85518f",Conference Paper,Scopus,2-s2.0-78650760926
"Inoue, H., Li, Y., Mitra, S.","VAST: Virtualization-assisted concurrent autonomous self-test",2008,"Proceedings - International Test Conference",,, 4700583,"","",,20,10.1109/TEST.2008.4700583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249129781&doi=10.1109%2fTEST.2008.4700583&partnerID=40&md5=043f81e8f735b25333d94ea624f3da5d",Conference Paper,Scopus,2-s2.0-67249129781
"Mitra, S., Patil, N., Zhang, J.","Imperfection-immune carbon nanotube VLSI logic circuits",2008,"5th Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices, FNANO 2008",,,,"232","237",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874682643&partnerID=40&md5=826468cdfe7da34f68e7bbbc7aa19a56",Conference Paper,Scopus,2-s2.0-84874682643
"Jones, I., Mitra, A., Mitra, S.","Navigation in dynamic environments utilizing translation of fuzzy sets",2008,"Proceedings of the 2008 International Conference on Artificial Intelligence, ICAI 2008 and Proceedings of the 2008 International Conference on Machine Learning; Models, Technologies and Applications",,,,"374","378",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62749158670&partnerID=40&md5=9d3ebed3a718f3ac256b812e6d56e310",Conference Paper,Scopus,2-s2.0-62749158670
"Agarwal, M., Balakrishnan, V., Bhuyan, A., Kim, K., Paul, B.C., Wang, W., Yang, B., Cao, Y., Mitra, S.","Optimized circuit failure prediction for aging: Practicality and promise",2008,"Proceedings - International Test Conference",,, 4700619,"","",,40,10.1109/TEST.2008.4700619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249159156&doi=10.1109%2fTEST.2008.4700619&partnerID=40&md5=804ed2fb763eb0888f806d145135fac7",Conference Paper,Scopus,2-s2.0-67249159156
"Patil, N., Deng, J., Lin, A., Wong, H.-S.P., Mitra, S.","Design methods for misaligned and mispositioned carbon-nanotube immune circuits",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","10", 4627534,"1725","1736",,78,10.1109/TCAD.2008.2003278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649150836&doi=10.1109%2fTCAD.2008.2003278&partnerID=40&md5=cb56b495ee5b699465dc838e1b959629",Article,Scopus,2-s2.0-52649150836
"Patil, N., Lin, A., Myers, E.R., Philip Wong, H.-S., Mitra, S.","Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures",2008,"Digest of Technical Papers - Symposium on VLSI Technology",,, 04588619,"205","206",,51,10.1109/VLSIT.2008.4588619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51949096624&doi=10.1109%2fVLSIT.2008.4588619&partnerID=40&md5=6361d9fd43c3b6c7d989888de7f3142a",Conference Paper,Scopus,2-s2.0-51949096624
"Mitra, S.","Circuit failure prediction for robust system design in scaled CMOS",2008,"IEEE International Reliability Physics Symposium Proceedings",,, 4558940,"524","531",,16,10.1109/RELPHY.2008.4558940,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549117730&doi=10.1109%2fRELPHY.2008.4558940&partnerID=40&md5=0df7cf92d7d3c4d4c88b2d9dcc0cd7de",Conference Paper,Scopus,2-s2.0-51549117730
"Park, S.-B., Mitra, S.","IFRA: Instruction Footprint Recording and Analysis for post-silicon bug localization in processors",2008,"Proceedings - Design Automation Conference",,, 4555846,"373","378",,68,10.1109/DAC.2008.4555846,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549119587&doi=10.1109%2fDAC.2008.4555846&partnerID=40&md5=c7a634dd45835dccd86eadbbc1ec571b",Conference Paper,Scopus,2-s2.0-51549119587
"Tze, W.C., Kyunglok, K., Young, M.K., Mitra, S.","Gate-oxide early life failure prediction",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511707,"111","118",,27,10.1109/VTS.2008.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449105667&doi=10.1109%2fVTS.2008.55&partnerID=40&md5=e270cb60ea388cbcef2ebda99d9a930c",Conference Paper,Scopus,2-s2.0-51449105667
"Mitra, S.","Globally optimized robust systems to overcome scaled CMOS reliability challenges",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484801,"941","946",,25,10.1109/DATE.2008.4484801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749121091&doi=10.1109%2fDATE.2008.4484801&partnerID=40&md5=b1ad86efd11636f215d733a63abf3976",Conference Paper,Scopus,2-s2.0-49749121091
"Li, Y., Makar, S., Mitra, S.","CASP: Concurrent autonomous chip self-test using stored test patterns",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484786,"885","890",,107,10.1109/DATE.2008.4484786,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749112001&doi=10.1109%2fDATE.2008.4484786&partnerID=40&md5=465b2907d532bfdba3739662d279d4da",Conference Paper,Scopus,2-s2.0-49749112001
"Zhang, J., Patil, N.P., Mitra, S.","Design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484813,"1009","1014",,21,10.1109/DATE.2008.4484813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749114824&doi=10.1109%2fDATE.2008.4484813&partnerID=40&md5=6fd96c20d7d1dfc244f6be948303c200",Conference Paper,Scopus,2-s2.0-49749114824
"Shanbhag, N.R., Mitra, S., de Veciana, G., Orshansky, M., Marculescu, R., Roychowdhury, J., Jones, D., Rabaey, J.M.","The search for alternative computational paradigms",2008,"IEEE Design and Test of Computers","25","4",,"334","343",,19,10.1109/MDT.2008.113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549083029&doi=10.1109%2fMDT.2008.113&partnerID=40&md5=3ff5939a19ce6d0081fdad8e93f2854a",Article,Scopus,2-s2.0-49549083029
"Wang, C., Ryu, K., Badmaev, A., Patil, N., Lin, A., Mitra, S., Wong, H.-S.P., Zhou, C.","Device study, chemical doping, and logic circuits based on transferred aligned single-walled carbon nanotubes",2008,"Applied Physics Letters","93","3", 033101,"","",,48,10.1063/1.2956677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48249148273&doi=10.1063%2f1.2956677&partnerID=40&md5=e36ece0e2b3d249852d231c9e9a65ce6",Article,Scopus,2-s2.0-48249148273
"Mitra, S., Agarwal, M.","Circuit failure prediction to overcome scaled CMOS reliability challenges",2008,"Proceedings - International Test Conference",,, 4437665,"","",,1,10.1109/TEST.2007.4437665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749192636&doi=10.1109%2fTEST.2007.4437665&partnerID=40&md5=9e25044d49089a8c5ae7428167b53e68",Conference Paper,Scopus,2-s2.0-39749192636
"Cho, K.Y., Mitra, S., McCluskey, E.J.","California scan architecture for high quality and low power testing",2008,"Proceedings - International Test Conference",,, 4437634,"","",,6,10.1109/TEST.2007.4437634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749104763&doi=10.1109%2fTEST.2007.4437634&partnerID=40&md5=dae3a04832feb40cd033160e8da95c64",Conference Paper,Scopus,2-s2.0-39749104763
"Kapur, R., Mitra, S., Williams, T.W.","Historical perspective on scan compression",2008,"IEEE Design and Test of Computers","25","2",,"114","120",,26,10.1109/MDT.2008.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42649139596&doi=10.1109%2fMDT.2008.40&partnerID=40&md5=b590287dbd246b3d528f8bc6b70109bd",Article,Scopus,2-s2.0-42649139596
"Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kim, K.S.","Soft error resilient system design through error correction",2008,"IFIP International Federation for Information Processing","249",,,"143","156",,5,10.1007/978-0-387-74909-9_9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36448990470&doi=10.1007%2f978-0-387-74909-9_9&partnerID=40&md5=a34bda3f926a3eef401a08b5669e7ce1",Conference Paper,Scopus,2-s2.0-36448990470
"Mitra, S.","Circuit failure prediction enables robust system design resilient to aging and wearout",2007,"Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium",,, 4274832,"123","",,3,10.1109/IOLTS.2007.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749142921&doi=10.1109%2fIOLTS.2007.23&partnerID=40&md5=4cdad5a9384efc7a99ea3ad370d715a9",Conference Paper,Scopus,2-s2.0-46749142921
"Tahoori, M.B., Mitra, S.","Test compression for FPGAs",2007,"Proceedings - International Test Conference",,, 4079323,"","",,,10.1109/TEST.2006.297645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749170320&doi=10.1109%2fTEST.2006.297645&partnerID=40&md5=32ab7935abf72a4421c6ed69268b02a4",Conference Paper,Scopus,2-s2.0-39749170320
"Patil, N.P., Mitra, S., Lumetta, S.S.","Signature analyzer design for yield learning support",2007,"Proceedings - International Test Conference",,, 4079397,"","",,,10.1109/TEST.2006.297719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749088822&doi=10.1109%2fTEST.2006.297719&partnerID=40&md5=2fd779f04e1726ed525b831eb3adcf75",Conference Paper,Scopus,2-s2.0-39749088822
"Agarwal, M., Paul, B.C., Zhang, M., Mitra, S.","Circuit failure prediction and its application to transistor aging",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209925,"277","284",,264,10.1109/VTS.2007.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549010759&doi=10.1109%2fVTS.2007.22&partnerID=40&md5=80af5890374e7346c5338f30becd5948",Conference Paper,Scopus,2-s2.0-37549010759
"Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kee, S.K.","Built-In Soft Error Resilience for robust system design",2007,"Proceedings 2007 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT",,, 4299587,"263","268",,35,10.1109/ICICDT.2007.4299587,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349132797&doi=10.1109%2fICICDT.2007.4299587&partnerID=40&md5=4c334eebe4bd1f89250d1ce49b5e37f5",Conference Paper,Scopus,2-s2.0-47349132797
"Deng, J., Patil, N., Ryu, K., Badmaev, A., Zhou, C., Mitra, S., Wong, H.-S.P.","Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections",2007,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 4242269,"70","71+588+61",,90,10.1109/ISSCC.2007.373592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548848512&doi=10.1109%2fISSCC.2007.373592&partnerID=40&md5=42711a0c4ac635be4747f2b5b2995216",Conference Paper,Scopus,2-s2.0-34548848512
"Relangi, P., Mitra, S.","Erratic bit errors in latches",2007,"Annual Proceedings - Reliability Physics (Symposium)",,, 4227672,"445","451",,2,10.1109/RELPHY.2007.369931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548707966&doi=10.1109%2fRELPHY.2007.369931&partnerID=40&md5=51b44e59d9da754c29cb6e96c430caf4",Conference Paper,Scopus,2-s2.0-34548707966
"Chen, T.W., Ito, C., Loh, W., Wang, W., Mitra, S., Dutton, R.W.","Macro-model for post-breakdown 90NM and 130NM transistors and ITS applications in predicting chip-level function failure after ESD-CDM events",2007,"Annual Proceedings - Reliability Physics (Symposium)",,, 4227613,"78","85",,4,10.1109/RELPHY.2007.369872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548811999&doi=10.1109%2fRELPHY.2007.369872&partnerID=40&md5=b2d25564bac3257cf29eee5dfc55057e",Conference Paper,Scopus,2-s2.0-34548811999
"Seshia, S.A., Wenchao, L., Mitra, S.","Verification-guided soft error resilience",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212011,"1442","1447",,56,10.1109/DATE.2007.364501,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548308773&doi=10.1109%2fDATE.2007.364501&partnerID=40&md5=d830d57a07b748cc2d5cd1f1454b2917",Conference Paper,Scopus,2-s2.0-34548308773
"Patil, N., Deng, J., Wong, H.-S.P., Mitra, S.","Automated-design of misaligned-carbon-nanotube-immune circuits",2007,"Proceedings - Design Automation Conference",,, 4261322,"958","961",,44,10.1109/DAC.2007.375303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547287170&doi=10.1109%2fDAC.2007.375303&partnerID=40&md5=52f5f6b50f286b3fd227ef09bb7f4805",Conference Paper,Scopus,2-s2.0-34547287170
"Tahoori, M.B., Mitra, S.","Application-dependent delay testing of FPGAs",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","3",,"553","563",,12,10.1109/TCAD.2006.882503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847730683&doi=10.1109%2fTCAD.2006.882503&partnerID=40&md5=cf3552b5cf464269c3722e0f9827dece",Conference Paper,Scopus,2-s2.0-33847730683
"Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., Kim, K.S.","Combinational logic soft error correction",2007,"Proceedings - International Test Conference",,, 4079359,"","",,7,10.1109/TEST.2006.297681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975095844&doi=10.1109%2fTEST.2006.297681&partnerID=40&md5=38b497013edbaaef26c7eb0f1f2f50a8",Conference Paper,Scopus,2-s2.0-84975095844
"Mak, T.M., Mitra, S.","Should logic ser be solved at the circuit level?",2006,"Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium","2006",, 1655549,"199","",,,10.1109/IOLTS.2006.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247218655&doi=10.1109%2fIOLTS.2006.56&partnerID=40&md5=9151fe042b8919502c7108df347c324e",Conference Paper,Scopus,2-s2.0-34247218655
"Mungamuru, B., Garcia-Molina, H., Mitra, S.","How to safeguard your sensitive data",2006,"Proceedings of the IEEE Symposium on Reliable Distributed Systems",,, 4032482,"199","211",,6,10.1109/SRDS.2006.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36849041703&doi=10.1109%2fSRDS.2006.25&partnerID=40&md5=e65318bc17d499532bfc1420d4107091",Conference Paper,Scopus,2-s2.0-36849041703
"Deng, J., Patil, N., Mitra, S., Wong, H.-S.P.","Designing circuits with carbon nanotubes open questions and some possible directions",2006,"2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006","1",, 1717092,"330","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42549092226&partnerID=40&md5=08c4d2c85fd6ca1cfe9950b4b187869c",Conference Paper,Scopus,2-s2.0-42549092226
"Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kim, K.S.","Soft error resilient system design through error correction",2006,"IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip",,, 4107652,"332","337",,22,10.1109/VLSISOC.2006.313256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46249126050&doi=10.1109%2fVLSISOC.2006.313256&partnerID=40&md5=cd20c738f59d719cac6a42ec3a017ef8",Conference Paper,Scopus,2-s2.0-46249126050
"Seifert, N., Slankard, P., Kirsch, M., Narasimham, B., Zia, V., Brookreson, C., Vo, A., Mitra, S., Gill, B., Maiz, J.","Radiation-induced soft error rates of advanced CMOS bulk devices",2006,"IEEE International Reliability Physics Symposium Proceedings",,, 4017161,"217","225",,130,10.1109/RELPHY.2006.251220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250777043&doi=10.1109%2fRELPHY.2006.251220&partnerID=40&md5=90fe69d68b1d6f3dabf4cda192fdc586",Conference Paper,Scopus,2-s2.0-34250777043
"Zhang, M., Mitra, S., Mak, T.M., Seifert, N., Wang, N.J., Shi, Q., Kim, K.S., Shanbhag, N.R., Patel, S.J.","Sequential element design with built-in soft error resilience",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","12",,"1368","1376",,134,10.1109/TVLSI.2006.887832,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846595665&doi=10.1109%2fTVLSI.2006.887832&partnerID=40&md5=4c59e2e60112a6ddc4c54b612ff29793",Article,Scopus,2-s2.0-33846595665
"Guo, R., Mitra, S., Amyeen, E., Lee, J., Sivaraj, S., Venkataraman, S.","Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617564,"66","71",,18,10.1109/VTS.2006.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751089109&doi=10.1109%2fVTS.2006.34&partnerID=40&md5=caa11d6a4f3c9329567f269a20b5c70f",Conference Paper,Scopus,2-s2.0-33751089109
"Mitra, S., Kim, K.S.","XPAND: An efficient test stimulus compression technique",2006,"IEEE Transactions on Computers","55","2",,"163","173",,56,10.1109/TC.2006.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748512913&doi=10.1109%2fTC.2006.31&partnerID=40&md5=be3fa1a994382e80166bbe82377bb859",Article,Scopus,2-s2.0-33748512913
"Volkerink, E.H., Mitra, S.","Response compaction with any number of unknowns using a new LFSR architecture",2005,"Proceedings - Design Automation Conference",,, 9.1,"117","122",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944493937&partnerID=40&md5=52c7e664b7da37fe0a40eae1302dfc67",Conference Paper,Scopus,2-s2.0-27944493937
"Blanton, S., Mitra, S.","Tutorial: Testing nanometer digital integrated circuits: Myths, reality and the road ahead",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"8","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944471708&partnerID=40&md5=4c729493504d9111e1dc5d077d98b6d5",Conference Paper,Scopus,2-s2.0-27944471708
"Stanojevic, Z., Guo, R., Mitra, S., Venkataraman, S.","Enabling yield analysis with X-compact",2005,"Proceedings - International Test Conference","2005",, 1584035,"726","734",,8,10.1109/TEST.2005.1584035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847141349&doi=10.1109%2fTEST.2005.1584035&partnerID=40&md5=852b20a0ae17d28fad94c8218d4a0175",Conference Paper,Scopus,2-s2.0-33847141349
"Kyoung, Y.C., Mitra, S., McCluskey, E.J.","Gate exhaustive testing",2005,"Proceedings - International Test Conference","2005",, 1584040,"771","777",,51,10.1109/TEST.2005.1584040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847097155&doi=10.1109%2fTEST.2005.1584040&partnerID=40&md5=7c33701c2f8057edb50e090608fd09cc",Conference Paper,Scopus,2-s2.0-33847097155
"Leavins, D.J., Kim, K.S., Mitra, S., Rodriguez, E.J.","Robust platform design in advanced VLSI technologies",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568599,"22","29",,1,10.1109/CICC.2005.1568599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847160410&doi=10.1109%2fCICC.2005.1568599&partnerID=40&md5=346c345bf32a96c1745d830174c7985b",Conference Paper,Scopus,2-s2.0-33847160410
"Mitra, S., Karnik, T., Seifert, N., Zhang, M.","Logic soft errors in Sub-65nm technologies design and CAD challenges",2005,"Proceedings - Design Automation Conference",,, 2.1,"2","4",,64,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944502944&partnerID=40&md5=9f03ec81be43c5ecef9e9542602c3981",Conference Paper,Scopus,2-s2.0-27944502944
"Mak, T.M., Mitra, S., Zhang, M.","DFT assisted built-in soft error resilience",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498131,"69","",,3,10.1109/IOLTS.2005.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745501537&doi=10.1109%2fIOLTS.2005.23&partnerID=40&md5=b96fee43b51cfabf57aba5cdaf7b50ed",Conference Paper,Scopus,2-s2.0-33745501537
"Mitra, S., Zhang, M., Mak, T.M., Seifert, N., Zia, V., Kim, K.S.","Logic soft errors a major barrier to robust platform design",2005,"Proceedings - International Test Conference","2005",, 1584031,"687","696",,36,10.1109/TEST.2005.1584031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846602967&doi=10.1109%2fTEST.2005.1584031&partnerID=40&md5=f40598dddab59e6c6bc6e7b7b351a85d",Conference Paper,Scopus,2-s2.0-33846602967
"Tahoori, M.B., Mitra, S.","Application-independent testing of FPGA interconnects",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","11",,"1774","1783",,20,10.1109/TCAD.2005.852452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744548039&doi=10.1109%2fTCAD.2005.852452&partnerID=40&md5=871dad561811f3f7f8783788b9a84904",Article,Scopus,2-s2.0-27744548039
"Mitra, S., Lumetta, S.S., Mitzenmacher, M., Patil, N.","X-tolerant test response compaction",2005,"IEEE Design and Test of Computers","22","6",,"566","574",,16,10.1109/MDT.2005.154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344446213&doi=10.1109%2fMDT.2005.154&partnerID=40&md5=d157f1b31c34c8514ee9686f08905295",Article,Scopus,2-s2.0-28344446213
"Iyer, R.K., Nakka, N.M., Kalbarczyk, Z.T., Mitra, S.","Recent advances and new avenues in hardware-level reliability support",2005,"IEEE Micro","25","6",,"18","29",,53,10.1109/MM.2005.119,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750920644&doi=10.1109%2fMM.2005.119&partnerID=40&md5=541fb21f8857330fdc9cf6204f2da4db",Article,Scopus,2-s2.0-33750920644
"Al-Yamani, A.A., Mitra, S., McCluskey, E.J.","Optimized reseeding by seed ordering and encoding",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","2",,"264","270",,20,10.1109/TCAD.2004.840550,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13144306112&doi=10.1109%2fTCAD.2004.840550&partnerID=40&md5=0edd6308fdaad2cd31ab932d71755f3b",Article,Scopus,2-s2.0-13144306112
"Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.","Robust system design with built-in soft-error resilience",2005,"Computer","38","2",,"43","52",,394,10.1109/MC.2005.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044363155&doi=10.1109%2fMC.2005.70&partnerID=40&md5=2689ba59fad8eb52a6eaddea8951d2e7",Article,Scopus,2-s2.0-15044363155
"Tahoori, M.B., Mitra, S.","Interconnect delay testing of designs on programmable logic devices",2004,"Proceedings - International Test Conference",,,,"635","644",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144366630&partnerID=40&md5=866da7fa627552f56b6d3130239e6637",Conference Paper,Scopus,2-s2.0-18144366630
"Tahoori, M.B., Mitra, S.","Defect and fault tolerance of reconfigurable molecular computing",2004,"Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004",,,,"176","185",,9,10.1109/FCCM.2004.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18644373358&doi=10.1109%2fFCCM.2004.26&partnerID=40&md5=354174669e86793aca74901b565c2215",Conference Paper,Scopus,2-s2.0-18644373358
"Mitra, S., Lumetta, S.S., Mitzenmacher, M.","X-tolerant signature analysis",2004,"Proceedings - International Test Conference",,,,"432","441",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144377450&partnerID=40&md5=913320fd8321c7fc56c7767363eb9995",Conference Paper,Scopus,2-s2.0-18144377450
"Brand, K.A., Mitra, S., Volkerink, E., McCluskey, E.J.","Speed clustering of integrated circuits",2004,"Proceedings - International Test Conference",,,,"1128","1137",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144376371&partnerID=40&md5=c54c01a190c9904008b7656b93cef39a",Conference Paper,Scopus,2-s2.0-18144376371
"Tahoori, M.B., Mitra, S.","Fault detection and diagnosis techniques for molecular computing",2004,"2004 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2004","3",,,"57","60",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344277047&partnerID=40&md5=15f47488753cda47dc176e93bad4ba65",Conference Paper,Scopus,2-s2.0-6344277047
"Mitra, S., Saxena, N.R., McCluskey, E.J.","Efficient design diversity estimation for combinational circuits",2004,"IEEE Transactions on Computers","53","11",,"1483","1492",,5,10.1109/TC.2004.95,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744255454&doi=10.1109%2fTC.2004.95&partnerID=40&md5=4de67c4ec7f13eed83427c9c18b5ce9c",Article,Scopus,2-s2.0-8744255454
"Mitra, S., Volkerink, E., McCluskey, E.J., Eichenberger, S.","Delay defect screening using process monitor structures",2004,"Proceedings of the IEEE VLSI Test Symposium",,,,"43","48",,48,10.1109/VTEST.2004.1299224,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142720622&doi=10.1109%2fVTEST.2004.1299224&partnerID=40&md5=da751dc3c998a4811cc4905e8dbaa483",Conference Paper,Scopus,2-s2.0-3142720622
"McCluskey, E.J., Al-Yamani, A., Li, J.C.-M., Tseng, C.-W., Volkerink, E., Ferhani, F.-F., Li, E., Mitra, S.","ELF-Murphy data on defects and test sets",2004,"Proceedings of the IEEE VLSI Test Symposium",,,,"16","22",,35,10.1109/VTEST.2004.1299220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142663391&doi=10.1109%2fVTEST.2004.1299220&partnerID=40&md5=d7d4484a80f46a49a86174f060ad3ae2",Conference Paper,Scopus,2-s2.0-3142663391
"Mitra, S., Huang, W.-J., Saxena, N.R., Yu, S.-Y., McCluskey, E.J.","Reconfigurable architecture for autonomous self-repair",2004,"IEEE Design and Test of Computers","21","3",,"228","240",,80,10.1109/MDT.2004.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042668948&doi=10.1109%2fMDT.2004.18&partnerID=40&md5=a7cecec5c722d88b13d41c8952ceb607",Article,Scopus,2-s2.0-3042668948
"Mitra, S., Kim, K.S.","X-Compact: An Efficient Response Compaction Technique",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","3",,"421","432",,152,10.1109/TCAD.2004.823341,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642273030&doi=10.1109%2fTCAD.2004.823341&partnerID=40&md5=21e933e06f3d5f8b5c694ee19c6269ba",Article,Scopus,2-s2.0-1642273030
"Tahoori, M.B., Mitra, S.","Techniques and algorithms for fault grading of FPGA interconnect test configurations",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","2",,"261","272",,14,10.1109/TCAD.2003.822112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1242308413&doi=10.1109%2fTCAD.2003.822112&partnerID=40&md5=d28cc3767641b81e18f11c56785b45ff",Article,Scopus,2-s2.0-1242308413
"Mitra, S., Kim, K.S.","XMAX: X-tolerant architecture for MAXimal test compression",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"326","330",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344982088&partnerID=40&md5=3195140c071e2d30ca59eaaa6fd13dad",Conference Paper,Scopus,2-s2.0-0344982088
"Wu, D.M., Lin, M., Mitra, S., Kim, K.S., Sabbavarapu, A., Jaber, T., Johnson, P., March, D., Parrish, G.","H-DFT: A Hybrid DFT architecture for low-cost high quality structural testing",2003,"IEEE International Test Conference (TC)",,,,"1229","1238",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142246847&partnerID=40&md5=4d96b46f0b670823f34a84264722a659",Conference Paper,Scopus,2-s2.0-0142246847
"Lumetta, S.S., Mitra, S.","X-codes: Error control with unknowable inputs",2003,"IEEE International Symposium on Information Theory - Proceedings",,,,"102","",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141939065&partnerID=40&md5=a06ea919ed1bffbe820424c7d44058d4",Conference Paper,Scopus,2-s2.0-0141939065
"Kim, K.S., Mitra, S., Ryan, P.G.","Delay defect characteristics and testing strategies",2003,"IEEE Design and Test of Computers","20","5",,"8","16",,67,10.1109/MDT.2003.1232251,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142039803&doi=10.1109%2fMDT.2003.1232251&partnerID=40&md5=7d7d09ac1be85068bd9834a4f53f921d",Article,Scopus,2-s2.0-0142039803
"Volkerink, E.H., Mitra, S.","Efficient seed utilization for reseeding based compression [logic testing]",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197656,"232","237",,56,10.1109/VTEST.2003.1197656,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943519736&doi=10.1109%2fVTEST.2003.1197656&partnerID=40&md5=cc8cd5b91ac03b91671e22bcc22f1634",Conference Paper,Scopus,2-s2.0-84943519736
"Tahoori, M.B., Mitra, S.","Automatic configuration generation for FPGA interconnect testing",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197644,"134","139",,31,10.1109/VTEST.2003.1197644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943578718&doi=10.1109%2fVTEST.2003.1197644&partnerID=40&md5=65008c5bfafb7959a979037c3d644ee3",Conference Paper,Scopus,2-s2.0-84943578718
"Al-Yamani, A.A., Mitra, S., McCluskey, E.J.","BIST reseeding with very few seeds",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197635,"69","74",,25,10.1109/VTEST.2003.1197635,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943557389&doi=10.1109%2fVTEST.2003.1197635&partnerID=40&md5=e47e663675fb55a81745aabffaed52f8",Conference Paper,Scopus,2-s2.0-84943557389
"Mitra, S., Saxena, N.R., McCluskey, E.J.","A design diversity metric and analysis of redundant systems",2002,"IEEE Transactions on Computers","51","5",,"498","510",,44,10.1109/TC.2002.1004589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036566154&doi=10.1109%2fTC.2002.1004589&partnerID=40&md5=3dd85ebef0ed010584ad7fd538b15bed",Article,Scopus,2-s2.0-0036566154
"Oh, N., Mitra, S., McCluskey, E.J.","ED 4I: Error detection by diverse data and duplicated instructions",2002,"IEEE Transactions on Computers","51","2",,"180","199",,165,10.1109/12.980007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036472442&doi=10.1109%2f12.980007&partnerID=40&md5=45dfb5842efb0428f0755b1239df9372",Article,Scopus,2-s2.0-0036472442
"Mitra, S., Kim, K.S.","X-compact: An efficient response compaction technique for test cost reduction",2002,"IEEE International Test Conference (TC)",,,,"311","320",,160,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036443042&partnerID=40&md5=7e54d5b2177cc457b0758d3bc61c9e89",Conference Paper,Scopus,2-s2.0-0036443042
"Volkerink, E.H., Khoche, A., Mitra, S.","Packet-based input test data compression techniques",2002,"IEEE International Test Conference (TC)",,,,"154","163",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036444431&partnerID=40&md5=5bc5125e362ecd67e1fce17ec90f9d11",Conference Paper,Scopus,2-s2.0-0036444431
"Al-Yamani, A.A., Mitra, S., McCluskey, E.J.","Testing digital circuits with constraints",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173516,"195","203",,3,10.1109/DFTVS.2002.1173516,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649092939&doi=10.1109%2fDFTVS.2002.1173516&partnerID=40&md5=9a8af251d6b8881a403942c8ddc322fb",Conference Paper,Scopus,2-s2.0-46649092939
"Khoche, A., Volkerink, E., Rivoir, J., Mitra, S.","Test vector compression using EDA-ATE synergies",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011118,"97","102",,42,10.1109/VTS.2002.1011118,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948405377&doi=10.1109%2fVTS.2002.1011118&partnerID=40&md5=3e3ba82c8507d09d215fdc01d887288b",Conference Paper,Scopus,2-s2.0-84948405377
"Mitra, S., McCluskey, E.J., Makar, S.","Design for testability and testing of IEEE 1149.1 TAP controller",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011145,"247","252",,4,10.1109/VTS.2002.1011145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948429951&doi=10.1109%2fVTS.2002.1011145&partnerID=40&md5=d5916057c78014680577e74fb27cece7",Conference Paper,Scopus,2-s2.0-84948429951
"Tahoori, M.B., Mitra, S., Toutounchi, S., McCluskey, E.J.","Fault grading FPGA interconnect test configurations",2002,"IEEE International Test Conference (TC)",,,,"608","617",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036446824&partnerID=40&md5=ce028c490d84bfd8fae061d7208d62d9",Conference Paper,Scopus,2-s2.0-0036446824
"Mitra, S., Saxena, N.R., McCluskey, E.J.","Techniques for estimation of design diversity for combinational logic circuits",2001,"Proceedings of the International Conference on Dependable Systems and Networks",,,,"25","34",,5,10.1109/DSN.2001.941387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035790193&doi=10.1109%2fDSN.2001.941387&partnerID=40&md5=f7920112476ddae905301bed6366a287",Conference Paper,Scopus,2-s2.0-0035790193
"Mitra, S., McCluskey, E.J.","Diversity techniques for concurrent error detection",2001,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2001-January",, 915234,"249","250",,7,10.1109/ISQED.2001.915234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344945179&doi=10.1109%2fISQED.2001.915234&partnerID=40&md5=9e3a21c639ad7671faabc735ffc22b79",Conference Paper,Scopus,2-s2.0-0344945179
"Mitra, S., McCluskey, E.J.","Design diversity for concurrent error detection in sequential logic circuits",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"178","183",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034994974&partnerID=40&md5=cd113530270afe25aa6b2be655f383a0",Conference Paper,Scopus,2-s2.0-0034994974
"Mitra, S., McCluskey, E.J.","Design of redundant systems protected against common-mode failures",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"190","195",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034994921&partnerID=40&md5=988a793fe6f07e6dd1df551e05c4431c",Conference Paper,Scopus,2-s2.0-0034994921
"Tseng, C.-W., Mitra, S., Davidson, S., McCluskey, E.J.","An evaluation of pseudo random testing for detecting real defects",2001,"Proceedings of the IEEE VLSI Test Symposium",,,,"404","409",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034995210&partnerID=40&md5=92e738de0cbafd8da6870bcb25f3ed20",Conference Paper,Scopus,2-s2.0-0034995210
"Huang, W.-J., Mitra, S., McCluskey, E.J.","Fast run-time fault location in dependable FPGA-based applications",2001,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"206","214",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035193793&partnerID=40&md5=4ac7af84ce2127a5657bcbfb97a0425b",Conference Paper,Scopus,2-s2.0-0035193793
"Mitra, Subhasish, McCluskey, Edward J.","Combinational logic synthesis for diversity in duplex systems",2000,"IEEE International Test Conference (TC)",,,,"179","188",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034480134&partnerID=40&md5=c7550a083e64cd578892a820e26f2420",Conference Paper,Scopus,2-s2.0-0034480134
"Mitra, Subhasish, McCluskey, Edward J.","Which concurrent error detection scheme to choose?",2000,"IEEE International Test Conference (TC)",,,,"985","994",,136,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034476298&partnerID=40&md5=bc8dd8285581713be3ffcb9a819ebd18",Conference Paper,Scopus,2-s2.0-0034476298
"Shirvani, P.P., Mitra, S., Ebergen, J.C., Roncken, M.","DUDES: A fault abstraction and collapsing framework for asynchronous circuits",2000,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 836962,"73","82",,6,10.1109/ASYNC.2000.836962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0004784968&doi=10.1109%2fASYNC.2000.836962&partnerID=40&md5=ce20286f3ca417d45b8df7a68ef59fa8",Conference Paper,Scopus,2-s2.0-0004784968
"Mitra, S., Avra, L.J., McCluskey, E.J.","Efficient multiplexer synthesis techniques",2000,"IEEE Design and Test of Computers","17","4",,"90","97",,7,10.1109/54.895009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034290847&doi=10.1109%2f54.895009&partnerID=40&md5=bcb907daf035216238d3894e0941c685",Article,Scopus,2-s2.0-0034290847
"Mitra, S., Saxena, N.R., McCluskey, E.J.","Common-mode failures in redundant VLSI systems: A survey",2000,"IEEE Transactions on Reliability","49","3",,"285","295",,60,10.1109/24.914545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034260097&doi=10.1109%2f24.914545&partnerID=40&md5=b2e4e52cc5a55cd1430be2801ef16c60",Article,Scopus,2-s2.0-0034260097
"Mitra, Subhasish, McCluskey, Edward J.","Word-voter: a new voter design for triple modular redundant systems",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"465","470",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033751143&partnerID=40&md5=8b823cfa3e57686a5e6ba03d7bc69efd",Article,Scopus,2-s2.0-0033751143
"Mitra, Subhasish, Saxena, Nirmal R., McCluskey, Edward J.","Fault escapes in duplex systems",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"453","458",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033750075&partnerID=40&md5=18055f47b36baa945defaa5856acea52",Article,Scopus,2-s2.0-0033750075
"Saxena, N.R., Fernandez-Gomez, S., Huang, W.-J., Mitra, S., Yu, S.-Y., McCluskey, E.J.","Dependable computing and online testing in adaptive and configurable systems",2000,"IEEE Design and Test of Computers","17","1",,"29","41",,44,10.1109/54.825675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033905647&doi=10.1109%2f54.825675&partnerID=40&md5=d4cf644a2ec4a6c17a08c634807fed82",Article,Scopus,2-s2.0-0033905647
"Mitra, Subhasish, Saxena, Nirmal R., McCluskey, Edward J.","Design diversity metric and reliability analysis for redundant systems",1999,"IEEE International Test Conference (TC)",,,,"662","671",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033325519&partnerID=40&md5=8a801ae7314275b878607e85ddd0f8d9",Conference Paper,Scopus,2-s2.0-0033325519
"Mitra, S., Avra, L.J., McCluskey, E.J.","An output encoding problem and a solution technique",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","6",,"761","768",,4,10.1109/43.766726,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032636544&doi=10.1109%2f43.766726&partnerID=40&md5=14afcbb52ee8957d47ff6f2b8dcc3c8b",Article,Scopus,2-s2.0-0032636544
"Mitra, Subhasish, Avra, LaNae J., McCluskey, Edward J.","Scan synthesis for one-hot signals",1997,"IEEE International Test Conference (TC)",,,,"714","722",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031343656&partnerID=40&md5=ee557dea7c0a866f34ef6c493a00fe6e",Conference Paper,Scopus,2-s2.0-0031343656
"Mitra, Subhasish, Avra, LaNae J., McCluskey, Edward J.","Output encoding problem and a solution technique",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"304","307",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031384622&partnerID=40&md5=e25e6527bd68f101e8f7dc62109a244b",Conference Paper,Scopus,2-s2.0-0031384622
"Khan, A.R., Choudhury, P.P., Dihidar, K., Mitra, S., Sarkar, P.","VLSI architecture of a cellular automata machine",1997,"Computers and Mathematics with Applications","33","5",,"79","94",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031084085&partnerID=40&md5=696f09b8b61b9c4a2dec53e5e1522391",Article,Scopus,2-s2.0-0031084085
