$date
	Thu Nov  2 11:03:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l10q3_tb $end
$var wire 3 ! A [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module c00 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ A [2:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 % t $end
$var reg 1 & q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
0'
0&
0%
b0 $
0#
0"
b0 !
$end
#10
1"
#20
0)
1'
b1 !
b1 $
1*
0"
1#
#30
1"
#40
0'
1%
b11 !
b11 $
1(
0"
#50
1"
#60
0%
1)
b111 !
b111 $
1&
0"
#70
1"
#80
1'
0)
b110 !
b110 $
0*
0"
#90
1"
#100
1%
0'
b100 !
b100 $
0(
0"
#110
1"
#120
1)
0%
b0 !
b0 $
0&
0"
#130
1"
#140
0)
1'
b1 !
b1 $
1*
0"
#150
1"
#160
0'
1%
b11 !
b11 $
1(
0"
#170
1"
#180
0%
1)
b111 !
b111 $
1&
0"
#190
1"
#200
1'
0)
b110 !
b110 $
0*
0"
#210
1"
#220
1%
0'
b100 !
b100 $
0(
0"
