Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_pipeline_blockdesign_func_synth xil_defaultlib.tb_pipeline_blockdesign xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.design_1_axis2fifo_0_0_axis2fifo
Compiling module xil_defaultlib.design_1_axis2fifo_0_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0_b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0
Compiling module xil_defaultlib.design_1_fifo2axis_0_0_fifo2axis
Compiling module xil_defaultlib.design_1_fifo2axis_0_0
Compiling module xil_defaultlib.design_1
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_pipeline_blockdesign
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_blockdesign_func_synth
