

================================================================
== Vivado HLS Report for 'dct_Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Fri Mar 13 22:15:20 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution5
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  261|  261|  261|  261|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |  259|  259|         8|          4|          1|    64|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      5|       0|    133|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       -|      -|
|Memory           |        8|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     58|
|Register         |        -|      -|     425|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      8|     425|    191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+-------+---+----+
    |          Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------+-----------------------+---------+-------+---+----+
    |dct_mul_16s_14ns_29_3_U18  |dct_mul_16s_14ns_29_3  |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U19   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U20   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    +---------------------------+-----------------------+---------+-------+---+----+
    |Total                      |                       |        0|      3|  0|   0|
    +---------------------------+-----------------------+---------+-------+---+----+

    * Memory: 
    +---------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |        Memory       |                    Module                    | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0  |        1|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1  |        1|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2  |        1|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3  |        1|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4  |        1|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5  |        1|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6  |        1|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7  |        1|     8|   15|     1|          120|
    +---------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |Total                |                                              |        8|    64|  119|     8|          952|
    +---------------------+----------------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_8_1_i_fu_435_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_2_i_fu_486_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_4_i_fu_541_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_6_i_fu_554_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_7_i_fu_577_p2            |     *    |      1|  0|   0|          16|          15|
    |i_fu_324_p2                    |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_304_p2  |     +    |      0|  0|   7|           7|           1|
    |k_fu_384_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr2_fu_378_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_598_p2                 |     +    |      0|  0|  29|          29|          29|
    |tmp_2_i_fu_603_p2              |     +    |      0|  0|  29|          29|          29|
    |tmp_fu_565_p2                  |     +    |      0|  0|  29|          29|          29|
    |i_2_i_mid2_fu_330_p3           |  Select  |      0|  0|   4|           1|           4|
    |k_i_mid2_fu_316_p3             |  Select  |      0|  0|   4|           1|           1|
    |exitcond1_i_fu_310_p2          |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten_fu_298_p2     |   icmp   |      0|  0|   8|           7|           8|
    |ap_sig_bdd_219                 |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      5|  0| 133|         204|         192|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |col_inbuf_address0            |   6|          5|    6|         30|
    |col_inbuf_address1            |   6|          5|    6|         30|
    |i_2_i_phi_fu_274_p4           |   4|          2|    4|          8|
    |i_2_i_reg_270                 |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_263_p4  |   7|          2|    7|         14|
    |indvar_flatten_reg_259        |   7|          2|    7|         14|
    |k_i_phi_fu_285_p4             |   4|          2|    4|          8|
    |k_i_reg_281                   |   4|          2|    4|          8|
    |reg_293                       |  16|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  58|         24|   58|        152|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+-----+-----------+
    |                      Name                     | FF | Bits| Const Bits|
    +-----------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                      |   3|    3|          0|
    |ap_done_reg                                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_p_addr2_reg_672_pp0_it1           |   8|    8|          0|
    |dct_coeff_table_1_load_reg_692                 |  15|   15|          0|
    |dct_coeff_table_2_load_reg_742                 |  15|   15|          0|
    |dct_coeff_table_4_load_reg_757                 |  15|   15|          0|
    |dct_coeff_table_5_load_reg_767                 |  15|   15|          0|
    |dct_coeff_table_6_load_reg_777                 |  15|   15|          0|
    |dct_coeff_table_7_load_reg_782                 |  15|   15|          0|
    |exitcond_flatten_reg_622                       |   1|    1|          0|
    |i_2_i_mid2_reg_631                             |   4|    4|          0|
    |i_2_i_reg_270                                  |   4|    4|          0|
    |indvar_flatten_next_reg_626                    |   7|    7|          0|
    |indvar_flatten_reg_259                         |   7|    7|          0|
    |k_i_reg_281                                    |   4|    4|          0|
    |k_reg_677                                      |   4|    4|          0|
    |p_addr2_reg_672                                |   8|    8|          0|
    |reg_293                                        |  16|   16|          0|
    |tmp1_reg_812                                   |  29|   29|          0|
    |tmp3_reg_842                                   |  29|   29|          0|
    |tmp4_reg_832                                   |  29|   29|          0|
    |tmp6_reg_837                                   |  29|   29|          0|
    |tmp_8_1_i_reg_737                              |  29|   29|          0|
    |tmp_8_2_i_reg_787                              |  29|   29|          0|
    |tmp_8_4_i_reg_817                              |  29|   29|          0|
    |tmp_8_6_i_reg_822                              |  29|   29|          0|
    |tmp_i_20_reg_642                               |   4|   64|         60|
    |tmp_reg_827                                    |  29|   29|          0|
    +-----------------------------------------------+----+-----+-----------+
    |Total                                          | 425|  485|         60|
    +-----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|col_inbuf_address0   | out |    6|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_ce0        | out |    1|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_q0         |  in |   16|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_address1   | out |    6|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_ce1        | out |    1|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_q1         |  in |   16|  ap_memory |          col_inbuf         |     array    |
|col_outbuf_address0  | out |    6|  ap_memory |         col_outbuf         |     array    |
|col_outbuf_ce0       | out |    1|  ap_memory |         col_outbuf         |     array    |
|col_outbuf_we0       | out |    1|  ap_memory |         col_outbuf         |     array    |
|col_outbuf_d0        | out |   16|  ap_memory |         col_outbuf         |     array    |
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 4, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_11 [1/1] 1.35ns
newFuncRoot:0  br label %0


 <State 2>: 5.64ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %dct_1d.exit ]

ST_2: i_2_i [1/1] 0.00ns
:1  %i_2_i = phi i4 [ 0, %newFuncRoot ], [ %i_2_i_mid2, %dct_1d.exit ]

ST_2: k_i [1/1] 0.00ns
:2  %k_i = phi i4 [ 0, %newFuncRoot ], [ %k, %dct_1d.exit ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_17 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader.i.exitStub, label %dct_1d.exit

ST_2: exitcond1_i [1/1] 1.88ns
dct_1d.exit:2  %exitcond1_i = icmp eq i4 %k_i, -8

ST_2: k_i_mid2 [1/1] 1.37ns
dct_1d.exit:3  %k_i_mid2 = select i1 %exitcond1_i, i4 0, i4 %k_i

ST_2: i [1/1] 0.80ns
dct_1d.exit:4  %i = add i4 %i_2_i, 1

ST_2: i_2_i_mid2 [1/1] 1.37ns
dct_1d.exit:5  %i_2_i_mid2 = select i1 %exitcond1_i, i4 %i, i4 %i_2_i

ST_2: tmp_i_20 [1/1] 0.00ns
dct_1d.exit:9  %tmp_i_20 = zext i4 %k_i_mid2 to i64

ST_2: dct_coeff_table_0_addr [1/1] 0.00ns
dct_1d.exit:10  %dct_coeff_table_0_addr = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_i_20

ST_2: dct_coeff_table_0_load [2/2] 2.39ns
dct_1d.exit:11  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_2: tmp_s [1/1] 0.00ns
dct_1d.exit:13  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
dct_1d.exit:14  %p_addr_cast = zext i7 %tmp_s to i8

ST_2: tmp_19 [1/1] 0.00ns
dct_1d.exit:15  %tmp_19 = zext i7 %tmp_s to i64

ST_2: col_inbuf_addr [1/1] 0.00ns
dct_1d.exit:16  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_19

ST_2: col_inbuf_load [2/2] 2.39ns
dct_1d.exit:17  %col_inbuf_load = load i16* %col_inbuf_addr, align 2

ST_2: dct_coeff_table_1_addr [1/1] 0.00ns
dct_1d.exit:20  %dct_coeff_table_1_addr = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_i_20

ST_2: dct_coeff_table_1_load [2/2] 2.39ns
dct_1d.exit:21  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_2: tmp_20 [1/1] 0.00ns
dct_1d.exit:23  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 1)

ST_2: tmp_21 [1/1] 0.00ns
dct_1d.exit:24  %tmp_21 = zext i7 %tmp_20 to i64

ST_2: col_inbuf_addr_1 [1/1] 0.00ns
dct_1d.exit:25  %col_inbuf_addr_1 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_21

ST_2: col_inbuf_load_1 [2/2] 2.39ns
dct_1d.exit:26  %col_inbuf_load_1 = load i16* %col_inbuf_addr_1, align 2

ST_2: tmp_i_trn_cast [1/1] 0.00ns
dct_1d.exit:92  %tmp_i_trn_cast = zext i4 %k_i_mid2 to i8

ST_2: p_addr2 [1/1] 1.72ns
dct_1d.exit:93  %p_addr2 = add i8 %p_addr_cast, %tmp_i_trn_cast

ST_2: k [1/1] 0.80ns
dct_1d.exit:98  %k = add i4 %k_i_mid2, 1


 <State 3>: 3.44ns
ST_3: dct_coeff_table_0_load [1/2] 2.39ns
dct_1d.exit:11  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_3: coeff_cast_i [1/1] 0.00ns
dct_1d.exit:12  %coeff_cast_i = zext i14 %dct_coeff_table_0_load to i29

ST_3: col_inbuf_load [1/2] 2.39ns
dct_1d.exit:17  %col_inbuf_load = load i16* %col_inbuf_addr, align 2

ST_3: tmp_72_cast_i [1/1] 0.00ns
dct_1d.exit:18  %tmp_72_cast_i = sext i16 %col_inbuf_load to i29

ST_3: tmp_8_i [3/3] 1.05ns
dct_1d.exit:19  %tmp_8_i = mul i29 %tmp_72_cast_i, %coeff_cast_i

ST_3: dct_coeff_table_1_load [1/2] 2.39ns
dct_1d.exit:21  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_3: col_inbuf_load_1 [1/2] 2.39ns
dct_1d.exit:26  %col_inbuf_load_1 = load i16* %col_inbuf_addr_1, align 2

ST_3: dct_coeff_table_2_addr [1/1] 0.00ns
dct_1d.exit:29  %dct_coeff_table_2_addr = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_2_load [2/2] 2.39ns
dct_1d.exit:30  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_3: tmp_22 [1/1] 0.00ns
dct_1d.exit:32  %tmp_22 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 2)

ST_3: tmp_23 [1/1] 0.00ns
dct_1d.exit:33  %tmp_23 = zext i7 %tmp_22 to i64

ST_3: col_inbuf_addr_2 [1/1] 0.00ns
dct_1d.exit:34  %col_inbuf_addr_2 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_23

ST_3: col_inbuf_load_2 [2/2] 2.39ns
dct_1d.exit:35  %col_inbuf_load_2 = load i16* %col_inbuf_addr_2, align 2

ST_3: dct_coeff_table_3_addr [1/1] 0.00ns
dct_1d.exit:38  %dct_coeff_table_3_addr = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_3_load [2/2] 2.39ns
dct_1d.exit:39  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_3: tmp_24 [1/1] 0.00ns
dct_1d.exit:41  %tmp_24 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 3)

ST_3: tmp_25 [1/1] 0.00ns
dct_1d.exit:42  %tmp_25 = zext i7 %tmp_24 to i64

ST_3: col_inbuf_addr_3 [1/1] 0.00ns
dct_1d.exit:43  %col_inbuf_addr_3 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_25

ST_3: col_inbuf_load_3 [2/2] 2.39ns
dct_1d.exit:44  %col_inbuf_load_3 = load i16* %col_inbuf_addr_3, align 2

ST_3: dct_coeff_table_4_addr [1/1] 0.00ns
dct_1d.exit:47  %dct_coeff_table_4_addr = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_4_load [2/2] 2.39ns
dct_1d.exit:48  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_3: dct_coeff_table_5_addr [1/1] 0.00ns
dct_1d.exit:56  %dct_coeff_table_5_addr = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_5_load [2/2] 2.39ns
dct_1d.exit:57  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_3: dct_coeff_table_6_addr [1/1] 0.00ns
dct_1d.exit:65  %dct_coeff_table_6_addr = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_6_load [2/2] 2.39ns
dct_1d.exit:66  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_3: dct_coeff_table_7_addr [1/1] 0.00ns
dct_1d.exit:74  %dct_coeff_table_7_addr = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_i_20

ST_3: dct_coeff_table_7_load [2/2] 2.39ns
dct_1d.exit:75  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2


 <State 4>: 6.38ns
ST_4: tmp_8_i [2/3] 1.05ns
dct_1d.exit:19  %tmp_8_i = mul i29 %tmp_72_cast_i, %coeff_cast_i

ST_4: coeff_1_cast_i [1/1] 0.00ns
dct_1d.exit:22  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_load to i29

ST_4: tmp_72_1_cast_i [1/1] 0.00ns
dct_1d.exit:27  %tmp_72_1_cast_i = sext i16 %col_inbuf_load_1 to i29

ST_4: tmp_8_1_i [1/1] 6.38ns
dct_1d.exit:28  %tmp_8_1_i = mul i29 %tmp_72_1_cast_i, %coeff_1_cast_i

ST_4: dct_coeff_table_2_load [1/2] 2.39ns
dct_1d.exit:30  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_4: col_inbuf_load_2 [1/2] 2.39ns
dct_1d.exit:35  %col_inbuf_load_2 = load i16* %col_inbuf_addr_2, align 2

ST_4: dct_coeff_table_3_load [1/2] 2.39ns
dct_1d.exit:39  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_4: coeff_3_cast_i [1/1] 0.00ns
dct_1d.exit:40  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_load to i29

ST_4: col_inbuf_load_3 [1/2] 2.39ns
dct_1d.exit:44  %col_inbuf_load_3 = load i16* %col_inbuf_addr_3, align 2

ST_4: tmp_72_3_cast_i [1/1] 0.00ns
dct_1d.exit:45  %tmp_72_3_cast_i = sext i16 %col_inbuf_load_3 to i29

ST_4: tmp_8_3_i [3/3] 1.05ns
dct_1d.exit:46  %tmp_8_3_i = mul i29 %tmp_72_3_cast_i, %coeff_3_cast_i

ST_4: dct_coeff_table_4_load [1/2] 2.39ns
dct_1d.exit:48  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_4: tmp_26 [1/1] 0.00ns
dct_1d.exit:50  %tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 -4)

ST_4: tmp_27 [1/1] 0.00ns
dct_1d.exit:51  %tmp_27 = zext i7 %tmp_26 to i64

ST_4: col_inbuf_addr_4 [1/1] 0.00ns
dct_1d.exit:52  %col_inbuf_addr_4 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_27

ST_4: col_inbuf_load_4 [2/2] 2.39ns
dct_1d.exit:53  %col_inbuf_load_4 = load i16* %col_inbuf_addr_4, align 2

ST_4: dct_coeff_table_5_load [1/2] 2.39ns
dct_1d.exit:57  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_4: tmp_28 [1/1] 0.00ns
dct_1d.exit:59  %tmp_28 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 -3)

ST_4: tmp_29 [1/1] 0.00ns
dct_1d.exit:60  %tmp_29 = zext i7 %tmp_28 to i64

ST_4: col_inbuf_addr_5 [1/1] 0.00ns
dct_1d.exit:61  %col_inbuf_addr_5 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_29

ST_4: col_inbuf_load_5 [2/2] 2.39ns
dct_1d.exit:62  %col_inbuf_load_5 = load i16* %col_inbuf_addr_5, align 2

ST_4: dct_coeff_table_6_load [1/2] 2.39ns
dct_1d.exit:66  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_4: dct_coeff_table_7_load [1/2] 2.39ns
dct_1d.exit:75  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2


 <State 5>: 6.38ns
ST_5: tmp_8_i [1/3] 0.00ns
dct_1d.exit:19  %tmp_8_i = mul i29 %tmp_72_cast_i, %coeff_cast_i

ST_5: coeff_2_cast_i [1/1] 0.00ns
dct_1d.exit:31  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_load to i29

ST_5: tmp_72_2_cast_i [1/1] 0.00ns
dct_1d.exit:36  %tmp_72_2_cast_i = sext i16 %col_inbuf_load_2 to i29

ST_5: tmp_8_2_i [1/1] 6.38ns
dct_1d.exit:37  %tmp_8_2_i = mul i29 %tmp_72_2_cast_i, %coeff_2_cast_i

ST_5: tmp_8_3_i [2/3] 1.05ns
dct_1d.exit:46  %tmp_8_3_i = mul i29 %tmp_72_3_cast_i, %coeff_3_cast_i

ST_5: col_inbuf_load_4 [1/2] 2.39ns
dct_1d.exit:53  %col_inbuf_load_4 = load i16* %col_inbuf_addr_4, align 2

ST_5: coeff_5_cast_i [1/1] 0.00ns
dct_1d.exit:58  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_load to i29

ST_5: col_inbuf_load_5 [1/2] 2.39ns
dct_1d.exit:62  %col_inbuf_load_5 = load i16* %col_inbuf_addr_5, align 2

ST_5: tmp_72_5_cast_i [1/1] 0.00ns
dct_1d.exit:63  %tmp_72_5_cast_i = sext i16 %col_inbuf_load_5 to i29

ST_5: tmp_8_5_i [3/3] 1.05ns
dct_1d.exit:64  %tmp_8_5_i = mul i29 %tmp_72_5_cast_i, %coeff_5_cast_i

ST_5: tmp_30 [1/1] 0.00ns
dct_1d.exit:68  %tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 -2)

ST_5: tmp_31 [1/1] 0.00ns
dct_1d.exit:69  %tmp_31 = zext i7 %tmp_30 to i64

ST_5: col_inbuf_addr_6 [1/1] 0.00ns
dct_1d.exit:70  %col_inbuf_addr_6 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_31

ST_5: col_inbuf_load_6 [2/2] 2.39ns
dct_1d.exit:71  %col_inbuf_load_6 = load i16* %col_inbuf_addr_6, align 2

ST_5: tmp_32 [1/1] 0.00ns
dct_1d.exit:77  %tmp_32 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i_mid2, i3 -1)

ST_5: tmp_33 [1/1] 0.00ns
dct_1d.exit:78  %tmp_33 = zext i7 %tmp_32 to i64

ST_5: col_inbuf_addr_7 [1/1] 0.00ns
dct_1d.exit:79  %col_inbuf_addr_7 = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_33

ST_5: col_inbuf_load_7 [2/2] 2.39ns
dct_1d.exit:80  %col_inbuf_load_7 = load i16* %col_inbuf_addr_7, align 2

ST_5: tmp1 [1/1] 3.02ns
dct_1d.exit:83  %tmp1 = add i29 %tmp_8_1_i, %tmp_8_i


 <State 6>: 6.38ns
ST_6: tmp_8_3_i [1/3] 0.00ns
dct_1d.exit:46  %tmp_8_3_i = mul i29 %tmp_72_3_cast_i, %coeff_3_cast_i

ST_6: coeff_4_cast_i [1/1] 0.00ns
dct_1d.exit:49  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_load to i29

ST_6: tmp_72_4_cast_i [1/1] 0.00ns
dct_1d.exit:54  %tmp_72_4_cast_i = sext i16 %col_inbuf_load_4 to i29

ST_6: tmp_8_4_i [1/1] 6.38ns
dct_1d.exit:55  %tmp_8_4_i = mul i29 %tmp_72_4_cast_i, %coeff_4_cast_i

ST_6: tmp_8_5_i [2/3] 1.05ns
dct_1d.exit:64  %tmp_8_5_i = mul i29 %tmp_72_5_cast_i, %coeff_5_cast_i

ST_6: coeff_6_cast_i [1/1] 0.00ns
dct_1d.exit:67  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_load to i29

ST_6: col_inbuf_load_6 [1/2] 2.39ns
dct_1d.exit:71  %col_inbuf_load_6 = load i16* %col_inbuf_addr_6, align 2

ST_6: tmp_72_6_cast_i [1/1] 0.00ns
dct_1d.exit:72  %tmp_72_6_cast_i = sext i16 %col_inbuf_load_6 to i29

ST_6: tmp_8_6_i [1/1] 3.36ns
dct_1d.exit:73  %tmp_8_6_i = mul i29 %tmp_72_6_cast_i, %coeff_6_cast_i

ST_6: col_inbuf_load_7 [1/2] 2.39ns
dct_1d.exit:80  %col_inbuf_load_7 = load i16* %col_inbuf_addr_7, align 2

ST_6: tmp2 [1/1] 3.02ns
dct_1d.exit:84  %tmp2 = add i29 %tmp_8_2_i, %tmp_8_3_i

ST_6: tmp [1/1] 3.02ns
dct_1d.exit:85  %tmp = add i29 %tmp2, %tmp1


 <State 7>: 6.38ns
ST_7: tmp_8_5_i [1/3] 0.00ns
dct_1d.exit:64  %tmp_8_5_i = mul i29 %tmp_72_5_cast_i, %coeff_5_cast_i

ST_7: coeff_7_cast_i [1/1] 0.00ns
dct_1d.exit:76  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_load to i29

ST_7: tmp_72_7_cast_i [1/1] 0.00ns
dct_1d.exit:81  %tmp_72_7_cast_i = sext i16 %col_inbuf_load_7 to i29

ST_7: tmp_8_7_i [1/1] 3.36ns
dct_1d.exit:82  %tmp_8_7_i = mul i29 %tmp_72_7_cast_i, %coeff_7_cast_i

ST_7: tmp4 [1/1] 3.02ns
dct_1d.exit:86  %tmp4 = add i29 %tmp_8_4_i, %tmp_8_5_i

ST_7: tmp6 [1/1] 3.02ns
dct_1d.exit:87  %tmp6 = add i29 %tmp_8_7_i, 4096


 <State 8>: 6.04ns
ST_8: tmp5 [1/1] 3.02ns
dct_1d.exit:88  %tmp5 = add i29 %tmp6, %tmp_8_6_i

ST_8: tmp3 [1/1] 3.02ns
dct_1d.exit:89  %tmp3 = add i29 %tmp5, %tmp4


 <State 9>: 5.41ns
ST_9: stg_128 [1/1] 0.00ns
dct_1d.exit:0  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @str5)

ST_9: empty [1/1] 0.00ns
dct_1d.exit:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: stg_130 [1/1] 0.00ns
dct_1d.exit:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_9: tmp_i [1/1] 0.00ns
dct_1d.exit:7  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_9: stg_132 [1/1] 0.00ns
dct_1d.exit:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_9: tmp_2_i [1/1] 3.02ns
dct_1d.exit:90  %tmp_2_i = add i29 %tmp3, %tmp

ST_9: tmp_4_i [1/1] 0.00ns
dct_1d.exit:91  %tmp_4_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2_i, i32 13, i32 28)

ST_9: tmp_34 [1/1] 0.00ns
dct_1d.exit:94  %tmp_34 = zext i8 %p_addr2 to i64

ST_9: col_outbuf_addr [1/1] 0.00ns
dct_1d.exit:95  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_34

ST_9: stg_137 [1/1] 2.39ns
dct_1d.exit:96  store i16 %tmp_4_i, i16* %col_outbuf_addr, align 2

ST_9: empty_21 [1/1] 0.00ns
dct_1d.exit:97  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_i) nounwind

ST_9: stg_139 [1/1] 0.00ns
dct_1d.exit:99  br label %0


 <State 10>: 0.00ns
ST_10: stg_140 [1/1] 0.00ns
.preheader.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x36c9cb0; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x37e1e00; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x37f03b0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x37f1c50; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x36e82b0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x351f7e0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x33245d0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3527eb0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3476920; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x37f7500; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11                 (br               ) [ 01111111110]
indvar_flatten         (phi              ) [ 00100000000]
i_2_i                  (phi              ) [ 00100000000]
k_i                    (phi              ) [ 00100000000]
exitcond_flatten       (icmp             ) [ 00111111110]
indvar_flatten_next    (add              ) [ 01111111110]
stg_17                 (br               ) [ 00000000000]
exitcond1_i            (icmp             ) [ 00000000000]
k_i_mid2               (select           ) [ 00000000000]
i                      (add              ) [ 00000000000]
i_2_i_mid2             (select           ) [ 01111111110]
tmp_i_20               (zext             ) [ 00010000000]
dct_coeff_table_0_addr (getelementptr    ) [ 00010000000]
tmp_s                  (bitconcatenate   ) [ 00000000000]
p_addr_cast            (zext             ) [ 00000000000]
tmp_19                 (zext             ) [ 00000000000]
col_inbuf_addr         (getelementptr    ) [ 00010000000]
dct_coeff_table_1_addr (getelementptr    ) [ 00010000000]
tmp_20                 (bitconcatenate   ) [ 00000000000]
tmp_21                 (zext             ) [ 00000000000]
col_inbuf_addr_1       (getelementptr    ) [ 00010000000]
tmp_i_trn_cast         (zext             ) [ 00000000000]
p_addr2                (add              ) [ 00111111110]
k                      (add              ) [ 01111111110]
dct_coeff_table_0_load (load             ) [ 00000000000]
coeff_cast_i           (zext             ) [ 00001100000]
col_inbuf_load         (load             ) [ 00000000000]
tmp_72_cast_i          (sext             ) [ 00001100000]
dct_coeff_table_1_load (load             ) [ 00001000000]
col_inbuf_load_1       (load             ) [ 00001000000]
dct_coeff_table_2_addr (getelementptr    ) [ 00001000000]
tmp_22                 (bitconcatenate   ) [ 00000000000]
tmp_23                 (zext             ) [ 00000000000]
col_inbuf_addr_2       (getelementptr    ) [ 00001000000]
dct_coeff_table_3_addr (getelementptr    ) [ 00001000000]
tmp_24                 (bitconcatenate   ) [ 00000000000]
tmp_25                 (zext             ) [ 00000000000]
col_inbuf_addr_3       (getelementptr    ) [ 00001000000]
dct_coeff_table_4_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_5_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_6_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_7_addr (getelementptr    ) [ 00001000000]
coeff_1_cast_i         (sext             ) [ 00000000000]
tmp_72_1_cast_i        (sext             ) [ 00000000000]
tmp_8_1_i              (mul              ) [ 00000100000]
dct_coeff_table_2_load (load             ) [ 00000100000]
col_inbuf_load_2       (load             ) [ 00000100000]
dct_coeff_table_3_load (load             ) [ 00000000000]
coeff_3_cast_i         (sext             ) [ 00100110000]
col_inbuf_load_3       (load             ) [ 00000000000]
tmp_72_3_cast_i        (sext             ) [ 00100110000]
dct_coeff_table_4_load (load             ) [ 00100110000]
tmp_26                 (bitconcatenate   ) [ 00000000000]
tmp_27                 (zext             ) [ 00000000000]
col_inbuf_addr_4       (getelementptr    ) [ 00000100000]
dct_coeff_table_5_load (load             ) [ 00000100000]
tmp_28                 (bitconcatenate   ) [ 00000000000]
tmp_29                 (zext             ) [ 00000000000]
col_inbuf_addr_5       (getelementptr    ) [ 00000100000]
dct_coeff_table_6_load (load             ) [ 00100110000]
dct_coeff_table_7_load (load             ) [ 00110111000]
tmp_8_i                (mul              ) [ 00000000000]
coeff_2_cast_i         (sext             ) [ 00000000000]
tmp_72_2_cast_i        (sext             ) [ 00000000000]
tmp_8_2_i              (mul              ) [ 00100010000]
col_inbuf_load_4       (load             ) [ 00100010000]
coeff_5_cast_i         (sext             ) [ 00110011000]
col_inbuf_load_5       (load             ) [ 00000000000]
tmp_72_5_cast_i        (sext             ) [ 00110011000]
tmp_30                 (bitconcatenate   ) [ 00000000000]
tmp_31                 (zext             ) [ 00000000000]
col_inbuf_addr_6       (getelementptr    ) [ 00100010000]
tmp_32                 (bitconcatenate   ) [ 00000000000]
tmp_33                 (zext             ) [ 00000000000]
col_inbuf_addr_7       (getelementptr    ) [ 00100010000]
tmp1                   (add              ) [ 00100010000]
tmp_8_3_i              (mul              ) [ 00000000000]
coeff_4_cast_i         (sext             ) [ 00000000000]
tmp_72_4_cast_i        (sext             ) [ 00000000000]
tmp_8_4_i              (mul              ) [ 00010001000]
coeff_6_cast_i         (sext             ) [ 00000000000]
col_inbuf_load_6       (load             ) [ 00000000000]
tmp_72_6_cast_i        (sext             ) [ 00000000000]
tmp_8_6_i              (mul              ) [ 00011001100]
col_inbuf_load_7       (load             ) [ 00010001000]
tmp2                   (add              ) [ 00000000000]
tmp                    (add              ) [ 00011101110]
tmp_8_5_i              (mul              ) [ 00000000000]
coeff_7_cast_i         (sext             ) [ 00000000000]
tmp_72_7_cast_i        (sext             ) [ 00000000000]
tmp_8_7_i              (mul              ) [ 00000000000]
tmp4                   (add              ) [ 00001000100]
tmp6                   (add              ) [ 00001000100]
tmp5                   (add              ) [ 00000000000]
tmp3                   (add              ) [ 00000100010]
stg_128                (specloopname     ) [ 00000000000]
empty                  (speclooptripcount) [ 00000000000]
stg_130                (specloopname     ) [ 00000000000]
tmp_i                  (specregionbegin  ) [ 00000000000]
stg_132                (specpipeline     ) [ 00000000000]
tmp_2_i                (add              ) [ 00000000000]
tmp_4_i                (partselect       ) [ 00000000000]
tmp_34                 (zext             ) [ 00000000000]
col_outbuf_addr        (getelementptr    ) [ 00000000000]
stg_137                (store            ) [ 00000000000]
empty_21               (specregionend    ) [ 00000000000]
stg_139                (br               ) [ 01111111110]
stg_140                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_outbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="dct_coeff_table_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_load/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="16" slack="0"/>
<pin id="125" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/2 col_inbuf_load_1/2 col_inbuf_load_2/3 col_inbuf_load_3/3 col_inbuf_load_4/4 col_inbuf_load_5/4 col_inbuf_load_6/5 col_inbuf_load_7/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dct_coeff_table_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="114" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="col_inbuf_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dct_coeff_table_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="1"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_load/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="col_inbuf_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_2/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="dct_coeff_table_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="1"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="col_inbuf_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_3/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="dct_coeff_table_4_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="1"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="dct_coeff_table_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="1"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="189" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_load/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="dct_coeff_table_6_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="15" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="1"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_load/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="dct_coeff_table_7_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="1"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_addr/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_load/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="col_inbuf_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_4/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="col_inbuf_addr_5_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_5/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="col_inbuf_addr_6_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_6/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="col_inbuf_addr_7_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_7/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="col_outbuf_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="stg_137_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_137/9 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_2_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_i (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_2_i_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_i/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="k_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="k_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_1 col_inbuf_load_2 col_inbuf_load_4 col_inbuf_load_7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond_flatten_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="indvar_flatten_next_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond1_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="k_i_mid2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_i_mid2/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_2_i_mid2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2_i_mid2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_i_20_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_20/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_addr_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_19_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_20_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_21_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_i_trn_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn_cast/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_addr2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="k_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="coeff_cast_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="0"/>
<pin id="392" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="coeff_cast_i/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_72_cast_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_cast_i/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="14" slack="0"/>
<pin id="401" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_22_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="1"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_23_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_24_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="1"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_25_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="coeff_1_cast_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="1"/>
<pin id="430" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_1_cast_i/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_72_1_cast_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_1_cast_i/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_8_1_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="15" slack="0"/>
<pin id="438" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_i/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="coeff_3_cast_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_3_cast_i/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_72_3_cast_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_3_cast_i/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="15" slack="0"/>
<pin id="452" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_3_i/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_26_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="2"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_28_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="2"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_29_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="coeff_2_cast_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="15" slack="1"/>
<pin id="481" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_2_cast_i/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_72_2_cast_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_2_cast_i/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_8_2_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="15" slack="0"/>
<pin id="489" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2_i/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="coeff_5_cast_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="1"/>
<pin id="494" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_5_cast_i/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_72_5_cast_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_5_cast_i/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="15" slack="0"/>
<pin id="502" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_5_i/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_30_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="3"/>
<pin id="508" dir="0" index="2" bw="2" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_31_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_32_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="3"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_33_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="29" slack="1"/>
<pin id="531" dir="0" index="1" bw="29" slack="0"/>
<pin id="532" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="coeff_4_cast_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="15" slack="2"/>
<pin id="536" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_4_cast_i/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_72_4_cast_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_4_cast_i/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_8_4_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="15" slack="0"/>
<pin id="544" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_4_i/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="coeff_6_cast_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="2"/>
<pin id="549" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_6_cast_i/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_72_6_cast_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_6_cast_i/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_8_6_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="15" slack="0"/>
<pin id="557" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_6_i/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="29" slack="1"/>
<pin id="562" dir="0" index="1" bw="29" slack="0"/>
<pin id="563" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="29" slack="0"/>
<pin id="567" dir="0" index="1" bw="29" slack="1"/>
<pin id="568" dir="1" index="2" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="coeff_7_cast_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="3"/>
<pin id="572" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_7_cast_i/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_72_7_cast_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_7_cast_i/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_8_7_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="15" slack="0"/>
<pin id="580" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_7_i/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="29" slack="1"/>
<pin id="585" dir="0" index="1" bw="29" slack="0"/>
<pin id="586" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="29" slack="0"/>
<pin id="590" dir="0" index="1" bw="14" slack="0"/>
<pin id="591" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="29" slack="1"/>
<pin id="596" dir="0" index="1" bw="29" slack="2"/>
<pin id="597" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="29" slack="0"/>
<pin id="600" dir="0" index="1" bw="29" slack="1"/>
<pin id="601" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_2_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="1"/>
<pin id="605" dir="0" index="1" bw="29" slack="3"/>
<pin id="606" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_4_i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="29" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_34_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="7"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="622" class="1005" name="exitcond_flatten_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="626" class="1005" name="indvar_flatten_next_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="631" class="1005" name="i_2_i_mid2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2_i_mid2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_i_20_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_20 "/>
</bind>
</comp>

<comp id="652" class="1005" name="dct_coeff_table_0_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="1"/>
<pin id="654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="col_inbuf_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="dct_coeff_table_1_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="col_inbuf_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="1"/>
<pin id="669" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="p_addr2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="7"/>
<pin id="674" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_addr2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="k_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="682" class="1005" name="coeff_cast_i_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="29" slack="1"/>
<pin id="684" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cast_i "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_72_cast_i_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="29" slack="1"/>
<pin id="689" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_cast_i "/>
</bind>
</comp>

<comp id="692" class="1005" name="dct_coeff_table_1_load_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="1"/>
<pin id="694" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="dct_coeff_table_2_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="1"/>
<pin id="699" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="col_inbuf_addr_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="1"/>
<pin id="704" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="dct_coeff_table_3_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="1"/>
<pin id="709" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="col_inbuf_addr_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="1"/>
<pin id="714" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="dct_coeff_table_4_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="1"/>
<pin id="719" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="dct_coeff_table_5_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="1"/>
<pin id="724" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="dct_coeff_table_6_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="dct_coeff_table_7_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_8_1_i_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="29" slack="1"/>
<pin id="739" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_i "/>
</bind>
</comp>

<comp id="742" class="1005" name="dct_coeff_table_2_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="15" slack="1"/>
<pin id="744" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="coeff_3_cast_i_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="29" slack="1"/>
<pin id="749" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3_cast_i "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_72_3_cast_i_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="29" slack="1"/>
<pin id="754" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_3_cast_i "/>
</bind>
</comp>

<comp id="757" class="1005" name="dct_coeff_table_4_load_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="15" slack="2"/>
<pin id="759" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_load "/>
</bind>
</comp>

<comp id="762" class="1005" name="col_inbuf_addr_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="1"/>
<pin id="764" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_4 "/>
</bind>
</comp>

<comp id="767" class="1005" name="dct_coeff_table_5_load_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="15" slack="1"/>
<pin id="769" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_load "/>
</bind>
</comp>

<comp id="772" class="1005" name="col_inbuf_addr_5_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="1"/>
<pin id="774" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_5 "/>
</bind>
</comp>

<comp id="777" class="1005" name="dct_coeff_table_6_load_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="15" slack="2"/>
<pin id="779" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_load "/>
</bind>
</comp>

<comp id="782" class="1005" name="dct_coeff_table_7_load_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="15" slack="3"/>
<pin id="784" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_load "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_8_2_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="29" slack="1"/>
<pin id="789" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="coeff_5_cast_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="29" slack="1"/>
<pin id="794" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_5_cast_i "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_72_5_cast_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="29" slack="1"/>
<pin id="799" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_5_cast_i "/>
</bind>
</comp>

<comp id="802" class="1005" name="col_inbuf_addr_6_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="1"/>
<pin id="804" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="col_inbuf_addr_7_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_7 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="29" slack="1"/>
<pin id="814" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_8_4_i_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="29" slack="1"/>
<pin id="819" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_4_i "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_8_6_i_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="29" slack="2"/>
<pin id="824" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_6_i "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="3"/>
<pin id="829" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp4_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="29" slack="1"/>
<pin id="834" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp6_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="29" slack="1"/>
<pin id="839" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="29" slack="1"/>
<pin id="844" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="3"/><net_sink comp="99" pin=3"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="99" pin=3"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="99" pin=3"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="99" pin=3"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="99" pin="5"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="99" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="263" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="263" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="285" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="285" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="274" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="310" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="274" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="316" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="330" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="344" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="330" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="377"><net_src comp="316" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="352" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="316" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="87" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="99" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="434"><net_src comp="293" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="154" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="99" pin="5"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="441" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="485"><net_src comp="293" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="479" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="99" pin="5"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="34" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="533"><net_src comp="398" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="293" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="534" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="99" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="547" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="449" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="576"><net_src comp="293" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="570" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="499" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="577" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="602"><net_src comp="594" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="74" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="617"><net_src comp="607" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="625"><net_src comp="298" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="304" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="634"><net_src comp="330" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="645"><net_src comp="338" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="655"><net_src comp="80" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="660"><net_src comp="92" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="665"><net_src comp="104" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="670"><net_src comp="116" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="675"><net_src comp="378" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="680"><net_src comp="384" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="685"><net_src comp="390" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="690"><net_src comp="394" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="695"><net_src comp="111" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="700"><net_src comp="127" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="705"><net_src comp="139" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="710"><net_src comp="147" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="715"><net_src comp="159" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="720"><net_src comp="167" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="725"><net_src comp="179" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="730"><net_src comp="191" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="735"><net_src comp="203" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="740"><net_src comp="435" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="745"><net_src comp="134" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="750"><net_src comp="441" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="755"><net_src comp="445" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="760"><net_src comp="174" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="765"><net_src comp="215" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="770"><net_src comp="186" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="775"><net_src comp="223" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="780"><net_src comp="198" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="785"><net_src comp="210" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="790"><net_src comp="486" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="795"><net_src comp="492" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="800"><net_src comp="495" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="805"><net_src comp="231" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="810"><net_src comp="239" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="815"><net_src comp="529" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="820"><net_src comp="541" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="825"><net_src comp="554" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="830"><net_src comp="565" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="835"><net_src comp="583" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="840"><net_src comp="588" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="845"><net_src comp="598" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="603" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_17 : 2
		exitcond1_i : 1
		k_i_mid2 : 2
		i : 1
		i_2_i_mid2 : 2
		tmp_i_20 : 3
		dct_coeff_table_0_addr : 4
		dct_coeff_table_0_load : 5
		tmp_s : 3
		p_addr_cast : 4
		tmp_19 : 4
		col_inbuf_addr : 5
		col_inbuf_load : 6
		dct_coeff_table_1_addr : 4
		dct_coeff_table_1_load : 5
		tmp_20 : 3
		tmp_21 : 4
		col_inbuf_addr_1 : 5
		col_inbuf_load_1 : 6
		tmp_i_trn_cast : 3
		p_addr2 : 5
		k : 3
	State 3
		coeff_cast_i : 1
		tmp_72_cast_i : 1
		tmp_8_i : 2
		dct_coeff_table_2_load : 1
		tmp_23 : 1
		col_inbuf_addr_2 : 2
		col_inbuf_load_2 : 3
		dct_coeff_table_3_load : 1
		tmp_25 : 1
		col_inbuf_addr_3 : 2
		col_inbuf_load_3 : 3
		dct_coeff_table_4_load : 1
		dct_coeff_table_5_load : 1
		dct_coeff_table_6_load : 1
		dct_coeff_table_7_load : 1
	State 4
		tmp_8_1_i : 1
		coeff_3_cast_i : 1
		tmp_72_3_cast_i : 1
		tmp_8_3_i : 2
		tmp_27 : 1
		col_inbuf_addr_4 : 2
		col_inbuf_load_4 : 3
		tmp_29 : 1
		col_inbuf_addr_5 : 2
		col_inbuf_load_5 : 3
	State 5
		tmp_8_2_i : 1
		tmp_72_5_cast_i : 1
		tmp_8_5_i : 2
		tmp_31 : 1
		col_inbuf_addr_6 : 2
		col_inbuf_load_6 : 3
		tmp_33 : 1
		col_inbuf_addr_7 : 2
		col_inbuf_load_7 : 3
		tmp1 : 1
	State 6
		tmp_8_4_i : 1
		tmp_72_6_cast_i : 1
		tmp_8_6_i : 2
		tmp2 : 1
		tmp : 2
	State 7
		tmp_8_7_i : 1
		tmp4 : 1
		tmp6 : 2
	State 8
		tmp3 : 1
	State 9
		tmp_4_i : 1
		col_outbuf_addr : 1
		stg_137 : 2
		empty_21 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_304 |    0    |    0    |    7    |
|          |          i_fu_324          |    0    |    0    |    4    |
|          |       p_addr2_fu_378       |    0    |    0    |    7    |
|          |          k_fu_384          |    0    |    0    |    4    |
|          |         tmp1_fu_529        |    0    |    0    |    0    |
|    add   |         tmp2_fu_560        |    0    |    0    |    0    |
|          |         tmp_fu_565         |    0    |    0    |    29   |
|          |         tmp4_fu_583        |    0    |    0    |    0    |
|          |         tmp6_fu_588        |    0    |    0    |    0    |
|          |         tmp5_fu_594        |    0    |    0    |    0    |
|          |         tmp3_fu_598        |    0    |    0    |    29   |
|          |       tmp_2_i_fu_603       |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_298  |    0    |    0    |    7    |
|          |     exitcond1_i_fu_310     |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|  select  |       k_i_mid2_fu_316      |    0    |    0    |    4    |
|          |      i_2_i_mid2_fu_330     |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_398         |    1    |    0    |    0    |
|          |      tmp_8_1_i_fu_435      |    1    |    0    |    0    |
|          |         grp_fu_449         |    1    |    0    |    0    |
|    mul   |      tmp_8_2_i_fu_486      |    1    |    0    |    0    |
|          |         grp_fu_499         |    1    |    0    |    0    |
|          |      tmp_8_4_i_fu_541      |    1    |    0    |    0    |
|          |      tmp_8_6_i_fu_554      |    0    |    0    |    0    |
|          |      tmp_8_7_i_fu_577      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_i_20_fu_338      |    0    |    0    |    0    |
|          |     p_addr_cast_fu_352     |    0    |    0    |    0    |
|          |        tmp_19_fu_356       |    0    |    0    |    0    |
|          |        tmp_21_fu_369       |    0    |    0    |    0    |
|          |    tmp_i_trn_cast_fu_374   |    0    |    0    |    0    |
|          |     coeff_cast_i_fu_390    |    0    |    0    |    0    |
|   zext   |        tmp_23_fu_411       |    0    |    0    |    0    |
|          |        tmp_25_fu_423       |    0    |    0    |    0    |
|          |        tmp_27_fu_462       |    0    |    0    |    0    |
|          |        tmp_29_fu_474       |    0    |    0    |    0    |
|          |        tmp_31_fu_512       |    0    |    0    |    0    |
|          |        tmp_33_fu_524       |    0    |    0    |    0    |
|          |        tmp_34_fu_618       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_344        |    0    |    0    |    0    |
|          |        tmp_20_fu_361       |    0    |    0    |    0    |
|          |        tmp_22_fu_404       |    0    |    0    |    0    |
|bitconcatenate|        tmp_24_fu_416       |    0    |    0    |    0    |
|          |        tmp_26_fu_455       |    0    |    0    |    0    |
|          |        tmp_28_fu_467       |    0    |    0    |    0    |
|          |        tmp_30_fu_505       |    0    |    0    |    0    |
|          |        tmp_32_fu_517       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_72_cast_i_fu_394    |    0    |    0    |    0    |
|          |    coeff_1_cast_i_fu_428   |    0    |    0    |    0    |
|          |   tmp_72_1_cast_i_fu_431   |    0    |    0    |    0    |
|          |    coeff_3_cast_i_fu_441   |    0    |    0    |    0    |
|          |   tmp_72_3_cast_i_fu_445   |    0    |    0    |    0    |
|          |    coeff_2_cast_i_fu_479   |    0    |    0    |    0    |
|          |   tmp_72_2_cast_i_fu_482   |    0    |    0    |    0    |
|   sext   |    coeff_5_cast_i_fu_492   |    0    |    0    |    0    |
|          |   tmp_72_5_cast_i_fu_495   |    0    |    0    |    0    |
|          |    coeff_4_cast_i_fu_534   |    0    |    0    |    0    |
|          |   tmp_72_4_cast_i_fu_537   |    0    |    0    |    0    |
|          |    coeff_6_cast_i_fu_547   |    0    |    0    |    0    |
|          |   tmp_72_6_cast_i_fu_550   |    0    |    0    |    0    |
|          |    coeff_7_cast_i_fu_570   |    0    |    0    |    0    |
|          |   tmp_72_7_cast_i_fu_573   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       tmp_4_i_fu_607       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |    0    |   128   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    coeff_3_cast_i_reg_747    |   29   |
|    coeff_5_cast_i_reg_792    |   29   |
|     coeff_cast_i_reg_682     |   29   |
|   col_inbuf_addr_1_reg_667   |    6   |
|   col_inbuf_addr_2_reg_702   |    6   |
|   col_inbuf_addr_3_reg_712   |    6   |
|   col_inbuf_addr_4_reg_762   |    6   |
|   col_inbuf_addr_5_reg_772   |    6   |
|   col_inbuf_addr_6_reg_802   |    6   |
|   col_inbuf_addr_7_reg_807   |    6   |
|    col_inbuf_addr_reg_657    |    6   |
|dct_coeff_table_0_addr_reg_652|    3   |
|dct_coeff_table_1_addr_reg_662|    3   |
|dct_coeff_table_1_load_reg_692|   15   |
|dct_coeff_table_2_addr_reg_697|    3   |
|dct_coeff_table_2_load_reg_742|   15   |
|dct_coeff_table_3_addr_reg_707|    3   |
|dct_coeff_table_4_addr_reg_717|    3   |
|dct_coeff_table_4_load_reg_757|   15   |
|dct_coeff_table_5_addr_reg_722|    3   |
|dct_coeff_table_5_load_reg_767|   15   |
|dct_coeff_table_6_addr_reg_727|    3   |
|dct_coeff_table_6_load_reg_777|   15   |
|dct_coeff_table_7_addr_reg_732|    3   |
|dct_coeff_table_7_load_reg_782|   15   |
|   exitcond_flatten_reg_622   |    1   |
|      i_2_i_mid2_reg_631      |    4   |
|         i_2_i_reg_270        |    4   |
|  indvar_flatten_next_reg_626 |    7   |
|    indvar_flatten_reg_259    |    7   |
|          k_i_reg_281         |    4   |
|           k_reg_677          |    4   |
|        p_addr2_reg_672       |    8   |
|            reg_293           |   16   |
|         tmp1_reg_812         |   29   |
|         tmp3_reg_842         |   29   |
|         tmp4_reg_832         |   29   |
|         tmp6_reg_837         |   29   |
|    tmp_72_3_cast_i_reg_752   |   29   |
|    tmp_72_5_cast_i_reg_797   |   29   |
|     tmp_72_cast_i_reg_687    |   29   |
|       tmp_8_1_i_reg_737      |   29   |
|       tmp_8_2_i_reg_787      |   29   |
|       tmp_8_4_i_reg_817      |   29   |
|       tmp_8_6_i_reg_822      |   29   |
|       tmp_i_20_reg_642       |   64   |
|          tmp_reg_827         |   29   |
+------------------------------+--------+
|             Total            |   716  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   3  |    6   ||    3    |
|  grp_access_fu_99 |  p0  |   8  |   6  |   48   ||    12   |
|  grp_access_fu_99 |  p3  |   8  |   6  |   48   ||    12   |
| grp_access_fu_111 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_134 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_174 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_186 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_198 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_210 |  p0  |   2  |   3  |    6   ||    3    |
|      reg_293      |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_398    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_398    |  p1  |   2  |  14  |   28   ||    14   |
|     grp_fu_449    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_449    |  p1  |   2  |  15  |   30   ||    15   |
|     grp_fu_499    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_499    |  p1  |   2  |  15  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   360  ||  23.637 ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   156  |
|  Register |    -   |    -   |   716  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   23   |   716  |   284  |
+-----------+--------+--------+--------+--------+
