\doxysection{PWR CR Register alias address}
\label{group___p_w_r___c_r__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
Collaboration diagram for PWR CR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_r__register__alias}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP})
\item 
\#define \textbf{ CR\+\_\+\+DBP\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE})
\item 
\#define \textbf{ CR\+\_\+\+PVDE\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ PMODE\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE})
\item 
\#define \textbf{ CR\+\_\+\+PMODE\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PMODE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_DBP\_BB@{CR\_DBP\_BB}}
\index{CR\_DBP\_BB@{CR\_DBP\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_DBP\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+DBP\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 378 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_r__register__alias_ga2e7c040f5c63f0fce3e274d9a03f1d1a}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_PMODE\_BB@{CR\_PMODE\_BB}}
\index{CR\_PMODE\_BB@{CR\_PMODE\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_PMODE\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PMODE\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PMODE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 386 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_PVDE\_BB@{CR\_PVDE\_BB}}
\index{CR\_PVDE\_BB@{CR\_PVDE\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_PVDE\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PVDE\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 382 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}}
\index{DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{DBP\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define DBP\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP})}



Definition at line 377 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_r__register__alias_gadcd5e2748a515ef914b84737e10ab061}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!PMODE\_BIT\_NUMBER@{PMODE\_BIT\_NUMBER}}
\index{PMODE\_BIT\_NUMBER@{PMODE\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{PMODE\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define PMODE\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE})}



Definition at line 385 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}}
\index{PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{PVDE\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define PVDE\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE})}



Definition at line 381 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

