###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:04:32 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin clock_divider_RX/flag_reg/CK 
Endpoint:   clock_divider_RX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_RX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.857
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.894
  Arrival Time                  0.903
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.009 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.004 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.033 |    0.024 | 
     | U1_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.062 |   0.095 |    0.086 | 
     | CLKR__L1_I0                                      | A ^ -> Y ^  | CLKBUFX6M  | 0.035 | 0.058 |   0.152 |    0.144 | 
     | CLKR__L2_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.045 | 0.064 |   0.216 |    0.207 | 
     | CLKR__L3_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.042 | 0.064 |   0.280 |    0.271 | 
     | CLKR__L4_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.062 | 0.076 |   0.357 |    0.348 | 
     | CLKR__L5_I0                                      | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.061 |   0.417 |    0.409 | 
     | CLKR__L6_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.439 |    0.431 | 
     | CLKR__L7_I0                                      | A v -> Y ^  | CLKINVX32M | 0.016 | 0.017 |   0.457 |    0.448 | 
     | clock_divider_RX/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.150 |   0.606 |    0.598 | 
     | clock_divider_RX/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.093 | 0.081 |   0.687 |    0.678 | 
     | clock_divider_RX/FE_PHC12_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.108 | 0.215 |   0.902 |    0.893 | 
     | clock_divider_RX/flag_reg                        | SI ^        | SDFFRQX2M  | 0.108 | 0.001 |   0.903 |    0.894 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.009 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.021 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.033 |    0.041 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.034 | 0.062 |   0.095 |    0.104 | 
     | CLKR__L1_I0               | A ^ -> Y ^ | CLKBUFX6M  | 0.035 | 0.058 |   0.152 |    0.161 | 
     | CLKR__L2_I0               | A ^ -> Y ^ | CLKBUFX4M  | 0.045 | 0.064 |   0.216 |    0.225 | 
     | CLKR__L3_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.278 |    0.287 | 
     | CLKR__L4_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.059 |   0.337 |    0.345 | 
     | CLKR__L5_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.394 |    0.403 | 
     | CLKR__L6_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.054 |   0.447 |    0.456 | 
     | CLKR__L7_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.053 |   0.500 |    0.509 | 
     | CLKR__L8_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.060 |   0.560 |    0.568 | 
     | CLKR__L9_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.061 |   0.621 |    0.630 | 
     | CLKR__L10_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.683 |    0.692 | 
     | CLKR__L11_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.064 |   0.747 |    0.756 | 
     | CLKR__L12_I1              | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.804 |    0.813 | 
     | CLKR__L13_I0              | A ^ -> Y v | CLKINVX40M | 0.018 | 0.024 |   0.828 |    0.837 | 
     | CLKR__L14_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.023 |   0.851 |    0.860 | 
     | clock_divider_RX/flag_reg | CK ^       | SDFFRQX2M  | 0.029 | 0.006 |   0.857 |    0.866 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin clock_divider_TX/flag_reg/CK 
Endpoint:   clock_divider_TX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_TX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.858
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.894
  Arrival Time                  0.904
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.010 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.003 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.033 |    0.023 | 
     | U1_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.062 |   0.095 |    0.085 | 
     | CLKR__L1_I0                                     | A ^ -> Y ^  | CLKBUFX6M  | 0.035 | 0.058 |   0.152 |    0.143 | 
     | CLKR__L2_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.045 | 0.064 |   0.216 |    0.206 | 
     | CLKR__L3_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.042 | 0.064 |   0.280 |    0.271 | 
     | CLKR__L4_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.062 | 0.076 |   0.357 |    0.347 | 
     | CLKR__L5_I0                                     | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.061 |   0.417 |    0.408 | 
     | CLKR__L6_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.439 |    0.430 | 
     | CLKR__L7_I0                                     | A v -> Y ^  | CLKINVX32M | 0.016 | 0.017 |   0.457 |    0.447 | 
     | clock_divider_TX/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.149 |   0.606 |    0.596 | 
     | clock_divider_TX/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX2M     | 0.098 | 0.084 |   0.690 |    0.680 | 
     | clock_divider_TX/FE_PHC9_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.106 | 0.214 |   0.904 |    0.894 | 
     | clock_divider_TX/flag_reg                       | SI ^        | SDFFRQX2M  | 0.106 | 0.001 |   0.904 |    0.894 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.010 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.022 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.033 |    0.042 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.034 | 0.062 |   0.095 |    0.104 | 
     | CLKR__L1_I0               | A ^ -> Y ^ | CLKBUFX6M  | 0.035 | 0.058 |   0.152 |    0.162 | 
     | CLKR__L2_I0               | A ^ -> Y ^ | CLKBUFX4M  | 0.045 | 0.064 |   0.216 |    0.226 | 
     | CLKR__L3_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.278 |    0.287 | 
     | CLKR__L4_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.059 |   0.337 |    0.346 | 
     | CLKR__L5_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.394 |    0.403 | 
     | CLKR__L6_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.054 |   0.447 |    0.457 | 
     | CLKR__L7_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.053 |   0.500 |    0.510 | 
     | CLKR__L8_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.060 |   0.560 |    0.569 | 
     | CLKR__L9_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.061 |   0.621 |    0.631 | 
     | CLKR__L10_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.683 |    0.693 | 
     | CLKR__L11_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.064 |   0.747 |    0.757 | 
     | CLKR__L12_I1              | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.804 |    0.814 | 
     | CLKR__L13_I0              | A ^ -> Y v | CLKINVX40M | 0.018 | 0.024 |   0.828 |    0.838 | 
     | CLKR__L14_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.023 |   0.851 |    0.861 | 
     | clock_divider_TX/flag_reg | CK ^       | SDFFRQX2M  | 0.029 | 0.007 |   0.858 |    0.867 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.940
  Arrival Time                  0.981
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.041 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.029 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.017 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.037 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.095 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.264 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.322 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.398 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.074 |   0.513 |    0.472 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.058 |   0.571 |    0.530 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.035 | 0.061 |   0.632 |    0.590 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.632 |    0.590 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.704 |    0.663 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.766 |    0.724 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.833 |    0.792 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.148 |   0.981 |    0.940 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.981 |    0.940 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.041 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.054 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.066 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.120 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.178 | 
     | CLKR__L2_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.241 | 
     | CLKR__L3_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.305 | 
     | CLKR__L4_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.382 | 
     | CLKR__L5_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.442 | 
     | CLKR__L6_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.465 | 
     | CLKR__L7_I0                       | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.482 | 
     | CLKR__L8_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.526 | 
     | CLKR__L9_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.572 | 
     | CLKR__L10_I0                      | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.624 | 
     | CLKR__L11_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.646 | 
     | CLKR__L12_I0                      | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.662 | 
     | clock_divider_TX/U29              | A ^ -> Y ^  | CLKMX2X2M     | 0.035 | 0.069 |   0.689 |    0.731 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.689 |    0.731 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.762 |    0.803 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.823 |    0.864 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.890 |    0.932 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.050 | 0.002 |   0.892 |    0.934 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.893
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.940
  Arrival Time                  0.982
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.042 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.030 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.018 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.037 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.094 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.263 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.322 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.398 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.074 |   0.513 |    0.471 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.058 |   0.571 |    0.529 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.035 | 0.061 |   0.632 |    0.590 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.632 |    0.590 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.704 |    0.663 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.766 |    0.724 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.833 |    0.791 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.149 |   0.982 |    0.940 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.982 |    0.940 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.042 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.054 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.066 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.121 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.178 | 
     | CLKR__L2_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.242 | 
     | CLKR__L3_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.306 | 
     | CLKR__L4_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.382 | 
     | CLKR__L5_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.443 | 
     | CLKR__L6_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.465 | 
     | CLKR__L7_I0                       | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.482 | 
     | CLKR__L8_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.526 | 
     | CLKR__L9_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.572 | 
     | CLKR__L10_I0                      | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.624 | 
     | CLKR__L11_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.647 | 
     | CLKR__L12_I0                      | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.662 | 
     | clock_divider_TX/U29              | A ^ -> Y ^  | CLKMX2X2M     | 0.035 | 0.069 |   0.689 |    0.731 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.689 |    0.731 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.762 |    0.804 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.823 |    0.865 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.890 |    0.932 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.050 | 0.002 |   0.893 |    0.934 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.893
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.941
  Arrival Time                  0.983
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.042 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.030 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.018 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.037 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.094 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.263 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.322 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.397 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.074 |   0.513 |    0.471 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.058 |   0.571 |    0.529 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.035 | 0.061 |   0.632 |    0.590 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.632 |    0.590 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.704 |    0.662 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.766 |    0.723 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.833 |    0.791 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.150 |   0.983 |    0.941 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.983 |    0.941 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.042 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.054 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.066 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.121 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.178 | 
     | CLKR__L2_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.242 | 
     | CLKR__L3_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.306 | 
     | CLKR__L4_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.382 | 
     | CLKR__L5_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.443 | 
     | CLKR__L6_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.465 | 
     | CLKR__L7_I0                       | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.482 | 
     | CLKR__L8_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.527 | 
     | CLKR__L9_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.572 | 
     | CLKR__L10_I0                      | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.625 | 
     | CLKR__L11_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.647 | 
     | CLKR__L12_I0                      | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.663 | 
     | clock_divider_TX/U29              | A ^ -> Y ^  | CLKMX2X2M     | 0.035 | 0.069 |   0.689 |    0.731 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.689 |    0.731 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.762 |    0.804 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.823 |    0.865 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.890 |    0.933 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.050 | 0.002 |   0.893 |    0.935 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.892
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.940
  Arrival Time                  0.983
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.043 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.031 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.019 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.035 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.093 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.262 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.321 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.396 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.074 |   0.513 |    0.470 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.058 |   0.571 |    0.528 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.035 | 0.061 |   0.632 |    0.589 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.632 |    0.589 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.704 |    0.661 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.766 |    0.722 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.833 |    0.790 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.150 |   0.983 |    0.940 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.983 |    0.940 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.043 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.056 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.068 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.122 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.179 | 
     | CLKR__L2_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.243 | 
     | CLKR__L3_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.307 | 
     | CLKR__L4_I0                       | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.384 | 
     | CLKR__L5_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.444 | 
     | CLKR__L6_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.466 | 
     | CLKR__L7_I0                       | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.484 | 
     | CLKR__L8_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.528 | 
     | CLKR__L9_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.574 | 
     | CLKR__L10_I0                      | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.626 | 
     | CLKR__L11_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.648 | 
     | CLKR__L12_I0                      | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.664 | 
     | clock_divider_TX/U29              | A ^ -> Y ^  | CLKMX2X2M     | 0.035 | 0.069 |   0.689 |    0.733 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.689 |    0.733 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.762 |    0.805 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.823 |    0.866 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.890 |    0.934 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.050 | 0.002 |   0.892 |    0.936 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin pulse_gen/pls_flop_reg/CK 
Endpoint:   pulse_gen/pls_flop_reg/D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: pulse_gen/rcv_flop_reg/Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.893
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.939
  Arrival Time                  1.002
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                            |             |               |       |       |  Time   |   Time   | 
     |----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.063 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.051 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.039 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.016 | 
     | CLKR__L1_I0                | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.073 | 
     | RSTSYNC2/\sync_reg_reg[1]  | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.242 | 
     | SYNC_RST2__L1_I0           | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.301 | 
     | U7_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.377 | 
     | clock_divider_TX/U30       | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.074 |   0.513 |    0.450 | 
     | clock_divider_TX/n7__L1_I0 | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.058 |   0.571 |    0.508 | 
     | clock_divider_TX/U29       | S0 ^ -> Y ^ | CLKMX2X2M     | 0.035 | 0.061 |   0.632 |    0.569 | 
     | clock_divider_TX           | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.632 |    0.569 | 
     | U4_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.704 |    0.642 | 
     | TX_CLK1__L1_I0             | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.766 |    0.703 | 
     | TX_CLK1__L2_I0             | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.833 |    0.770 | 
     | pulse_gen/rcv_flop_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.063 | 0.169 |   1.002 |    0.939 | 
     | pulse_gen/pls_flop_reg     | D ^         | SDFFRQX2M     | 0.063 | 0.000 |   1.002 |    0.939 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                        |             |               |       |       |  Time   |   Time   | 
     |------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.063 | 
     | UART_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.075 | 
     | UART_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.087 | 
     | U1_mux2X1/U1           | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.142 | 
     | CLKR__L1_I0            | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.199 | 
     | CLKR__L2_I0            | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.263 | 
     | CLKR__L3_I0            | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.327 | 
     | CLKR__L4_I0            | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.403 | 
     | CLKR__L5_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.464 | 
     | CLKR__L6_I0            | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.486 | 
     | CLKR__L7_I0            | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.503 | 
     | CLKR__L8_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.547 | 
     | CLKR__L9_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.593 | 
     | CLKR__L10_I0           | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.645 | 
     | CLKR__L11_I0           | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.668 | 
     | CLKR__L12_I0           | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.683 | 
     | clock_divider_TX/U29   | A ^ -> Y ^  | CLKMX2X2M     | 0.035 | 0.069 |   0.689 |    0.752 | 
     | clock_divider_TX       | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.689 |    0.752 | 
     | U4_mux2X1/U1           | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.073 |   0.762 |    0.825 | 
     | TX_CLK1__L1_I0         | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.061 |   0.823 |    0.886 | 
     | TX_CLK1__L2_I0         | A ^ -> Y ^  | CLKBUFX40M    | 0.050 | 0.068 |   0.890 |    0.953 | 
     | pulse_gen/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.050 | 0.003 |   0.893 |    0.956 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin REGISTER/\Reg_File_reg[2][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][7] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.916
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.071
  Arrival Time                  1.152
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.081 | 
     | U6_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.145 | 0.406 |   0.406 |    0.326 | 
     | U6_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.404 |   0.810 |    0.729 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.501 | 0.334 |   1.144 |    1.063 | 
     | REGISTER/\Reg_File_reg[2][7] | SN ^       | SDFFSQX2M | 0.502 | 0.008 |   1.152 |    1.071 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.080 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.093 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.160 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.235 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.307 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.376 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.453 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.533 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.611 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.683 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.713 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.779 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.840 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.911 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.043 | 0.042 |   0.872 |    0.953 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.041 | 0.042 |   0.914 |    0.994 | 
     | REGISTER/\Reg_File_reg[2][7] | CK ^       | SDFFSQX2M  | 0.041 | 0.002 |   0.916 |    0.997 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[13] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[13] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.310
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.357
  Arrival Time                  0.438
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.081 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.069 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.056 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |    0.008 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.068 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.143 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.143 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.203 | 
     | ALU/\ALU_OUT_reg[13]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.040 | 0.154 |   0.438 |    0.357 | 
     | U_system_control/\store_ALU_OUT_reg[13] | D ^           | SDFFRQX2M   | 0.040 | 0.000 |   0.438 |    0.357 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.081 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.093 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.169 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.230 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.301 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.342 | 
     | CLK_M__L4_I0                            | A v -> Y ^ | CLKINVX40M | 0.041 | 0.041 |   0.303 |    0.383 | 
     | U_system_control/\store_ALU_OUT_reg[13] | CK ^       | SDFFRQX2M  | 0.045 | 0.007 |   0.310 |    0.390 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[9] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[9] /D (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q                    (^) triggered by  leading 
edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.311
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.358
  Arrival Time                  0.440
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |               |             |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.082 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.071 | 
     | REF_CLK__L2_I0                         | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.058 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |    0.006 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.067 | 
     | CLK_GATE/U0_TLATNCAX12M                | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.141 | 
     | CLK_GATE                               | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.141 | 
     | ALU_CLK__L1_I0                         | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.201 | 
     | ALU/\ALU_OUT_reg[9]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.044 | 0.157 |   0.440 |    0.358 | 
     | U_system_control/\store_ALU_OUT_reg[9] | D ^           | SDFFRQX2M   | 0.044 | 0.000 |   0.440 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.082 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.094 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.107 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.171 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.231 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.303 | 
     | CLK_M__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.344 | 
     | CLK_M__L4_I0                           | A v -> Y ^ | CLKINVX40M | 0.041 | 0.041 |   0.303 |    0.385 | 
     | U_system_control/\store_ALU_OUT_reg[9] | CK ^       | SDFFRQX2M  | 0.046 | 0.008 |   0.311 |    0.393 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[14] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[14] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.306
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.353
  Arrival Time                  0.437
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.084 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.072 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.059 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |    0.005 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.065 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.140 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.140 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.200 | 
     | ALU/\ALU_OUT_reg[14]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.039 | 0.153 |   0.437 |    0.353 | 
     | U_system_control/\store_ALU_OUT_reg[14] | D ^           | SDFFRQX2M   | 0.039 | 0.000 |   0.437 |    0.353 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.084 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.096 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.109 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.172 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.233 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.304 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.345 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.386 | 
     | U_system_control/\store_ALU_OUT_reg[14] | CK ^       | SDFFRQX2M  | 0.045 | 0.003 |   0.306 |    0.389 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[12] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[12] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.311
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.358
  Arrival Time                  0.442
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.085 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.073 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.060 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |    0.004 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.064 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.139 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.139 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.199 | 
     | ALU/\ALU_OUT_reg[12]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.047 | 0.159 |   0.442 |    0.358 | 
     | U_system_control/\store_ALU_OUT_reg[12] | D ^           | SDFFRQX2M   | 0.047 | 0.000 |   0.442 |    0.358 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.085 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.097 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.109 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.173 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.234 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.305 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.346 | 
     | CLK_M__L4_I0                            | A v -> Y ^ | CLKINVX40M | 0.041 | 0.041 |   0.303 |    0.387 | 
     | U_system_control/\store_ALU_OUT_reg[12] | CK ^       | SDFFRQX2M  | 0.046 | 0.008 |   0.311 |    0.396 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[8] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[8] /D (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q                    (^) triggered by  leading 
edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.305
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.353
  Arrival Time                  0.438
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |               |             |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.086 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.074 | 
     | REF_CLK__L2_I0                         | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.061 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |    0.003 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.063 | 
     | CLK_GATE/U0_TLATNCAX12M                | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.138 | 
     | CLK_GATE                               | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.138 | 
     | ALU_CLK__L1_I0                         | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.198 | 
     | ALU/\ALU_OUT_reg[8]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.042 | 0.155 |   0.438 |    0.353 | 
     | U_system_control/\store_ALU_OUT_reg[8] | D ^           | SDFFRQX2M   | 0.042 | 0.000 |   0.438 |    0.353 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.086 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.098 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.110 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.174 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.235 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.306 | 
     | CLK_M__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.347 | 
     | CLK_M__L4_I1                           | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.388 | 
     | U_system_control/\store_ALU_OUT_reg[8] | CK ^       | SDFFRQX2M  | 0.045 | 0.003 |   0.305 |    0.391 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[2] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.918
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.966
  Arrival Time                  1.054
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.088 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.075 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.009 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.066 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.138 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.207 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.285 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.365 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.442 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.515 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.574 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.608 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.688 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.749 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.817 | 
     | FIFO/RD/\rptr_reg[2]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   1.054 |    0.966 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   1.054 |    0.966 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.101 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.167 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.242 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.314 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.383 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.461 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.541 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.618 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.691 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.721 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.787 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.847 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.918 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.960 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.002 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.046 | 0.004 |   0.918 |    1.006 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[3] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.922
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.969
  Arrival Time                  1.061
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.080 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.013 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.062 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.134 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.203 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.281 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.360 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.438 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.510 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.570 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.604 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.683 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.745 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.812 | 
     | FIFO/RD/\rptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.157 |   1.061 |    0.969 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   1.061 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.105 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.246 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.318 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.387 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.465 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.545 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.622 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.695 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.725 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.791 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.852 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.923 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.964 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.912 |    1.005 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.922 |    1.014 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[11] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[11] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.306
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.352
  Arrival Time                  0.445
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.093 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.081 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.068 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |   -0.004 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.056 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.131 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.131 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.191 | 
     | ALU/\ALU_OUT_reg[11]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.051 | 0.161 |   0.445 |    0.352 | 
     | U_system_control/\store_ALU_OUT_reg[11] | D ^           | SDFFRQX2M   | 0.051 | 0.000 |   0.445 |    0.352 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.093 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.104 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.117 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.181 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.242 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.313 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.354 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.395 | 
     | U_system_control/\store_ALU_OUT_reg[11] | CK ^       | SDFFRQX2M  | 0.045 | 0.003 |   0.306 |    0.398 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.917
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.964
  Arrival Time                  1.057
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.080 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.014 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.061 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.133 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.202 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.280 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.360 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.437 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.510 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.569 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.603 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.683 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.744 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.811 | 
     | FIFO/RD/\rptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.153 |   1.057 |    0.964 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   1.057 |    0.964 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.106 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.172 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.247 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.319 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.388 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.466 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.546 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.623 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.696 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.726 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.792 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.852 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.923 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.965 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.007 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   0.917 |    1.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[10] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[10] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.305
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.352
  Arrival Time                  0.446
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.094 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.082 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.069 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |   -0.006 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.055 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.130 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.130 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.189 | 
     | ALU/\ALU_OUT_reg[10]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.053 | 0.162 |   0.446 |    0.352 | 
     | U_system_control/\store_ALU_OUT_reg[10] | D ^           | SDFFRQX2M   | 0.053 | 0.000 |   0.446 |    0.352 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.094 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.119 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.183 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.243 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.314 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.356 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.396 | 
     | U_system_control/\store_ALU_OUT_reg[10] | CK ^       | SDFFRQX2M  | 0.045 | 0.003 |   0.305 |    0.400 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[0] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.917
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.964
  Arrival Time                  1.059
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.094 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.082 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.015 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.060 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.132 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.201 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.279 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.358 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.436 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.508 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.567 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.601 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.681 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.742 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.810 | 
     | FIFO/RD/\rptr_reg[0]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.154 |   1.058 |    0.964 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   1.059 |    0.964 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.094 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.107 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.173 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.248 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.321 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.390 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.467 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.547 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.624 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.697 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.727 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.793 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.854 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.925 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.966 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.009 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   0.917 |    1.011 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.922
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.970
  Arrival Time                  1.066
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.083 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.016 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.059 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.131 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.200 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.277 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.357 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.435 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.507 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.537 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.603 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.664 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.735 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.776 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.819 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   1.066 |    0.970 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   1.066 |    0.970 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.108 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.175 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.250 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.322 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.391 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.468 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.548 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.626 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.698 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.728 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.794 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.855 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.926 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.967 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.913 |    1.008 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.922 |    1.018 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin pulse_gen/pls_flop_reg/CK 
Endpoint:   pulse_gen/pls_flop_reg/SI   (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: clock_divider_TX/flag_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.907
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.945
  Arrival Time                  1.041
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.083 | 
     | scan_clk__L2_I0           | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.033 |   -0.063 | 
     | U1_mux2X1/U1              | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.062 |   0.095 |   -0.001 | 
     | CLKR__L1_I0               | A ^ -> Y ^  | CLKBUFX6M  | 0.035 | 0.058 |   0.152 |    0.056 | 
     | CLKR__L2_I0               | A ^ -> Y ^  | CLKBUFX4M  | 0.045 | 0.064 |   0.216 |    0.120 | 
     | CLKR__L3_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.278 |    0.182 | 
     | CLKR__L4_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.059 |   0.337 |    0.241 | 
     | CLKR__L5_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.057 |   0.394 |    0.298 | 
     | CLKR__L6_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.029 | 0.054 |   0.447 |    0.351 | 
     | CLKR__L7_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.029 | 0.053 |   0.500 |    0.404 | 
     | CLKR__L8_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.060 |   0.560 |    0.464 | 
     | CLKR__L9_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.061 |   0.621 |    0.525 | 
     | CLKR__L10_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.683 |    0.587 | 
     | CLKR__L11_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.064 |   0.747 |    0.651 | 
     | CLKR__L12_I1              | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.804 |    0.708 | 
     | CLKR__L13_I0              | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.024 |   0.828 |    0.732 | 
     | CLKR__L14_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.023 |   0.851 |    0.755 | 
     | clock_divider_TX/flag_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.189 |   1.040 |    0.944 | 
     | pulse_gen/pls_flop_reg    | SI ^        | SDFFRQX2M  | 0.097 | 0.000 |   1.041 |    0.945 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.109 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.175 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.250 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.322 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.391 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.469 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.549 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.626 | 
     | scan_clk__L9_I0        | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.699 | 
     | scan_clk__L10_I1       | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.758 | 
     | scan_clk__L11_I0       | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.792 | 
     | U4_mux2X1/U1           | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.872 | 
     | TX_CLK1__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.933 | 
     | TX_CLK1__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.000 | 
     | pulse_gen/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.003 |   0.907 |    1.003 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.308
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.356
  Arrival Time                  0.452
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.072 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.031 | 0.064 |   0.089 |   -0.008 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.052 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.123 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.165 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.207 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.149 |   0.452 |    0.356 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.452 |    0.356 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.109 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.122 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.185 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.246 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.317 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.358 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.401 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.046 | 0.004 |   0.308 |    0.405 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.312
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.360
  Arrival Time                  0.458
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.087 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.074 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.031 | 0.064 |   0.089 |   -0.010 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.050 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.121 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.162 | 
     | CLK_M__L4_I1                      | A v -> Y ^  | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.203 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.156 |   0.458 |    0.360 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.458 |    0.360 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.111 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.124 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.187 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.248 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.319 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.360 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.401 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.312 |    0.411 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin FIFO/WR/\w_binary_reg[0] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[3] /Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.922
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.962
  Arrival Time                  1.061
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.086 | 
     | scan_clk__L2_I1          | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.020 | 
     | scan_clk__L3_I0          | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.055 | 
     | scan_clk__L4_I0          | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.127 | 
     | scan_clk__L5_I0          | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.196 | 
     | scan_clk__L6_I0          | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.274 | 
     | scan_clk__L7_I0          | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.354 | 
     | scan_clk__L8_I0          | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.431 | 
     | scan_clk__L9_I0          | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.504 | 
     | scan_clk__L10_I1         | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.563 | 
     | scan_clk__L11_I0         | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.597 | 
     | U4_mux2X1/U1             | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.677 | 
     | TX_CLK1__L1_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.738 | 
     | TX_CLK1__L2_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.805 | 
     | FIFO/RD/\rptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.157 |   1.061 |    0.962 | 
     | FIFO/WR/\w_binary_reg[0] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   1.061 |    0.962 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.112 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.178 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.253 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.325 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.394 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.472 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.552 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.629 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.702 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.732 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.798 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.858 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.929 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.971 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.913 |    1.012 | 
     | FIFO/WR/\w_binary_reg[0] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.922 |    1.021 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Data_sync/\sync_reg_reg[1] /CK 
Endpoint:   Data_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: Data_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.306
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.354
  Arrival Time                  0.453
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.100 | 
     | REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.088 | 
     | REF_CLK__L2_I0             | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.075 | 
     | U0_mux2X1/U1               | A ^ -> Y ^  | MX2X6M     | 0.031 | 0.064 |   0.089 |   -0.011 | 
     | CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.049 | 
     | CLK_M__L2_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.120 | 
     | CLK_M__L3_I0               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.162 | 
     | CLK_M__L4_I2               | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.204 | 
     | Data_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.453 |    0.354 | 
     | Data_sync/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.453 |    0.354 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | REF_CLK__L2_I0             | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.124 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.188 | 
     | CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.249 | 
     | CLK_M__L2_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.320 | 
     | CLK_M__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.361 | 
     | CLK_M__L4_I2               | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.404 | 
     | Data_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   0.306 |    0.406 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin RSTSYNC2/\sync_reg_reg[0] /CK 
Endpoint:   RSTSYNC2/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.836
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.862
  Arrival Time                  0.962
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^    |           | 0.000 |       |   0.000 |   -0.100 | 
     | U2_mux2X1/FE_PHC0_RST_N   | A ^ -> Y ^ | DLY4X1M   | 0.155 | 0.412 |   0.412 |    0.312 | 
     | U2_mux2X1/FE_PHC1_RST_N   | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.408 |   0.820 |    0.720 | 
     | U2_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.158 | 0.140 |   0.960 |    0.860 | 
     | RSTSYNC2/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.158 | 0.002 |   0.962 |    0.862 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | UART_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.112 | 
     | UART_CLK__L2_I0           | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.124 | 
     | U1_mux2X1/U1              | A ^ -> Y ^ | MX2X2M     | 0.033 | 0.055 |   0.079 |    0.179 | 
     | CLKR__L1_I0               | A ^ -> Y ^ | CLKBUFX6M  | 0.035 | 0.057 |   0.136 |    0.236 | 
     | CLKR__L2_I0               | A ^ -> Y ^ | CLKBUFX4M  | 0.045 | 0.064 |   0.200 |    0.300 | 
     | CLKR__L3_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.261 |    0.362 | 
     | CLKR__L4_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.059 |   0.320 |    0.420 | 
     | CLKR__L5_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.057 |   0.377 |    0.478 | 
     | CLKR__L6_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.054 |   0.431 |    0.531 | 
     | CLKR__L7_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.029 | 0.053 |   0.484 |    0.584 | 
     | CLKR__L8_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.060 |   0.543 |    0.643 | 
     | CLKR__L9_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.061 |   0.605 |    0.705 | 
     | CLKR__L10_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.667 |    0.767 | 
     | CLKR__L11_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.064 |   0.731 |    0.831 | 
     | CLKR__L12_I1              | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.788 |    0.888 | 
     | CLKR__L13_I0              | A ^ -> Y v | CLKINVX40M | 0.018 | 0.024 |   0.812 |    0.912 | 
     | CLKR__L14_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.023 |   0.835 |    0.935 | 
     | RSTSYNC2/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.001 |   0.836 |    0.936 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.307
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.354
  Arrival Time                  0.457
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.102 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.090 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.077 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.031 | 0.064 |   0.089 |   -0.014 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.047 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.118 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.159 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.202 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.153 |   0.457 |    0.354 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.457 |    0.354 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.114 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.127 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.191 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.251 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.322 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.364 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.406 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   0.307 |    0.409 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.922
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.963
  Arrival Time                  1.066
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.090 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.024 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.051 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.123 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.192 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.270 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.350 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.427 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.500 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.530 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.596 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.656 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.728 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.769 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.811 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   1.066 |    0.963 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.066 |    0.963 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.116 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.182 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.257 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.329 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.398 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.476 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.556 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.633 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.706 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.736 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.802 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.862 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.933 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.975 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.913 |    1.015 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.922 |    1.025 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin RX/DUT3/\majority_reg[1] /CK 
Endpoint:   RX/DUT3/\majority_reg[1] /D (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: RX/DUT3/\majority_reg[1] /Q (^) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.875
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.923
  Arrival Time                  1.026
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                            |              |               |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.091 | 
     | UART_CLK__L2_I0            | A v -> Y ^   | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.079 | 
     | U1_mux2X1/U1               | A ^ -> Y ^   | MX2X2M        | 0.033 | 0.055 |   0.079 |   -0.025 | 
     | CLKR__L1_I0                | A ^ -> Y ^   | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.033 | 
     | RSTSYNC2/\sync_reg_reg[1]  | CK ^ -> Q ^  | SDFFRQX1M     | 0.100 | 0.169 |   0.305 |    0.202 | 
     | SYNC_RST2__L1_I0           | A ^ -> Y ^   | CLKBUFX6M     | 0.100 | 0.059 |   0.364 |    0.260 | 
     | U7_mux2X1/U1               | A ^ -> Y ^   | MX2X2M        | 0.100 | 0.076 |   0.440 |    0.336 | 
     | clock_divider_RX/U30       | AN ^ -> Y ^  | NOR2BX1M      | 0.100 | 0.071 |   0.511 |    0.407 | 
     | clock_divider_RX/n7__L1_I0 | A ^ -> Y ^   | BUFX2M        | 0.100 | 0.052 |   0.563 |    0.459 | 
     | clock_divider_RX/U29       | S0 ^ -> Y ^  | CLKMX2X2M     | 0.036 | 0.060 |   0.622 |    0.519 | 
     | clock_divider_RX           | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.622 |    0.519 | 
     | U3_mux2X1/U1               | A ^ -> Y ^   | MX2X2M        | 0.041 | 0.064 |   0.686 |    0.583 | 
     | RX_CLK1__L1_I0             | A ^ -> Y ^   | CLKBUFX12M    | 0.036 | 0.058 |   0.745 |    0.641 | 
     | RX_CLK1__L2_I0             | A ^ -> Y ^   | BUFX32M       | 0.045 | 0.050 |   0.795 |    0.692 | 
     | RX/DUT3/\majority_reg[1]   | CK ^ -> Q ^  | SDFFRQX2M     | 0.054 | 0.172 |   0.967 |    0.864 | 
     | RX/DUT3/U24                | A1N ^ -> Y ^ | OAI2BB2X1M    | 0.034 | 0.059 |   1.026 |    0.923 | 
     | RX/DUT3/\majority_reg[1]   | D ^          | SDFFRQX2M     | 0.034 | 0.000 |   1.026 |    0.923 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |             |               |       |       |  Time   |   Time   | 
     |--------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                          | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.116 | 
     | UART_CLK__L2_I0          | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.128 | 
     | U1_mux2X1/U1             | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.182 | 
     | CLKR__L1_I0              | A ^ -> Y ^  | CLKBUFX6M     | 0.035 | 0.057 |   0.136 |    0.240 | 
     | CLKR__L2_I0              | A ^ -> Y ^  | CLKBUFX4M     | 0.045 | 0.064 |   0.200 |    0.303 | 
     | CLKR__L3_I0              | A ^ -> Y ^  | CLKBUFX4M     | 0.042 | 0.064 |   0.264 |    0.367 | 
     | CLKR__L4_I0              | A ^ -> Y ^  | CLKBUFX4M     | 0.062 | 0.076 |   0.340 |    0.444 | 
     | CLKR__L5_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.061 |   0.401 |    0.504 | 
     | CLKR__L6_I0              | A ^ -> Y v  | CLKINVX40M    | 0.017 | 0.022 |   0.423 |    0.527 | 
     | CLKR__L7_I0              | A v -> Y ^  | CLKINVX32M    | 0.016 | 0.017 |   0.440 |    0.544 | 
     | CLKR__L8_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.044 |   0.485 |    0.588 | 
     | CLKR__L9_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.530 |    0.634 | 
     | CLKR__L10_I0             | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.052 |   0.582 |    0.686 | 
     | CLKR__L11_I0             | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.605 |    0.708 | 
     | CLKR__L12_I0             | A v -> Y ^  | CLKINVX32M    | 0.010 | 0.016 |   0.621 |    0.724 | 
     | clock_divider_RX/U29     | A ^ -> Y ^  | CLKMX2X2M     | 0.036 | 0.069 |   0.690 |    0.793 | 
     | clock_divider_RX         | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.690 |    0.793 | 
     | U3_mux2X1/U1             | A ^ -> Y ^  | MX2X2M        | 0.041 | 0.064 |   0.753 |    0.857 | 
     | RX_CLK1__L1_I0           | A ^ -> Y ^  | CLKBUFX12M    | 0.036 | 0.058 |   0.812 |    0.915 | 
     | RX_CLK1__L2_I0           | A ^ -> Y ^  | BUFX32M       | 0.045 | 0.050 |   0.862 |    0.966 | 
     | RX/DUT3/\majority_reg[1] | CK ^        | SDFFRQX2M     | 0.051 | 0.013 |   0.875 |    0.978 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[15] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[15] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.304
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.349
  Arrival Time                  0.453
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.104 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.014 | 0.013 |   0.025 |   -0.079 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.031 | 0.064 |   0.089 |   -0.015 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.046 | 0.060 |   0.149 |    0.045 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.075 |   0.224 |    0.120 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.224 |    0.120 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.039 | 0.060 |   0.283 |    0.180 | 
     | ALU/\ALU_OUT_reg[15]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.063 | 0.169 |   0.453 |    0.349 | 
     | U_system_control/\store_ALU_OUT_reg[15] | D ^           | SDFFRQX2M   | 0.063 | 0.000 |   0.453 |    0.349 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.116 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.129 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.192 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.253 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.324 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.365 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.302 |    0.406 | 
     | U_system_control/\store_ALU_OUT_reg[15] | CK ^       | SDFFRQX2M  | 0.045 | 0.001 |   0.304 |    0.407 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /D (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RSTSYNC1/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.310
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.354
  Arrival Time                  0.458
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.104 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.079 | 
     | U0_mux2X1/U1              | A ^ -> Y ^  | MX2X6M     | 0.031 | 0.064 |   0.089 |   -0.015 | 
     | CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.045 | 
     | CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.116 | 
     | CLK_M__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.158 | 
     | CLK_M__L4_I2              | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.200 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.154 |   0.458 |    0.354 | 
     | RSTSYNC1/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.037 | 0.000 |   0.458 |    0.354 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.116 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.129 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.031 | 0.064 |   0.088 |    0.192 | 
     | CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.149 |    0.253 | 
     | CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.220 |    0.324 | 
     | CLK_M__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.261 |    0.365 | 
     | CLK_M__L4_I2              | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.304 |    0.408 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.046 | 0.006 |   0.310 |    0.414 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.918
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.959
  Arrival Time                  1.063
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.092 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.025 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.050 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.122 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.191 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.269 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.349 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.426 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.498 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.529 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.595 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.655 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.726 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.767 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.810 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.149 |   1.063 |    0.959 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   1.063 |    0.959 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.117 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.183 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.258 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.330 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.399 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.477 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.557 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.634 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.707 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.737 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.803 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.863 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.935 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.976 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.018 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.046 | 0.004 |   0.918 |    1.022 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.906
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.053
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.093 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.027 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.048 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.120 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.267 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.347 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.424 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.497 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.556 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.590 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.670 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.731 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.798 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.148 |   1.053 |    0.947 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.053 |    0.947 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.260 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.332 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.401 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.479 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.559 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.636 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.709 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.768 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.802 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.882 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.943 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.010 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.906 |    1.012 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.922
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.963
  Arrival Time                  1.069
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.027 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.048 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.120 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.267 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.424 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.527 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.593 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.653 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.724 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.765 | 
     | CLK_M__L4_I1                      | A v -> Y ^  | CLKINVX40M | 0.045 | 0.041 |   0.913 |    0.806 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.156 |   1.069 |    0.962 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.069 |    0.963 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.260 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.332 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.401 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.479 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.559 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.636 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.709 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.739 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.805 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.866 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.937 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.978 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.045 | 0.041 |   0.913 |    1.019 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.049 | 0.010 |   0.922 |    1.028 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/RD/\rptr_reg[3] /CK 
Endpoint:   FIFO/RD/\rptr_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/RD/\rptr_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.907
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.054
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.027 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.048 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.120 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.189 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.267 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.424 | 
     | scan_clk__L9_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I1     | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.556 | 
     | scan_clk__L11_I0     | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.590 | 
     | U4_mux2X1/U1         | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.669 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.730 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.798 | 
     | FIFO/RD/\rptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   1.054 |    0.947 | 
     | FIFO/RD/\rptr_reg[3] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.054 |    0.947 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.119 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.185 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.260 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.333 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.402 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.479 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.559 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.636 | 
     | scan_clk__L9_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.709 | 
     | scan_clk__L10_I1     | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.768 | 
     | scan_clk__L11_I0     | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.802 | 
     | U4_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.882 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.943 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.011 | 
     | FIFO/RD/\rptr_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.003 |   0.907 |    1.013 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.907
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.053
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.027 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.048 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.120 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.266 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.424 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.555 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.589 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.669 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.730 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.798 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   1.053 |    0.947 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.053 |    0.947 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.260 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.333 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.402 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.479 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.559 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.637 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.709 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.768 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.802 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.882 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.943 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.011 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.907 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.907
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.054
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.028 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.047 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.120 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.266 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.423 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.555 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.589 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.669 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.730 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.798 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.150 |   1.054 |    0.947 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.054 |    0.947 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.186 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.261 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.333 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.402 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.480 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.559 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.637 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.709 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.769 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.802 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.882 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.943 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.011 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.907 |    1.014 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FIFO/WR/\wptr_reg[2] /CK 
Endpoint:   FIFO/WR/\wptr_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.918
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.958
  Arrival Time                  1.065
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.028 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.047 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.119 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.188 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.266 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.423 | 
     | scan_clk__L9_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I0     | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.526 | 
     | U0_mux2X1/U1         | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.592 | 
     | CLK_M__L1_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.652 | 
     | CLK_M__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.723 | 
     | CLK_M__L3_I0         | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.765 | 
     | CLK_M__L4_I2         | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.807 | 
     | FIFO/WR/\wptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.151 |   1.065 |    0.958 | 
     | FIFO/WR/\wptr_reg[2] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.065 |    0.958 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.120 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.186 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.261 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.333 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.402 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.480 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.560 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.637 | 
     | scan_clk__L9_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.710 | 
     | scan_clk__L10_I0     | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.740 | 
     | U0_mux2X1/U1         | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.806 | 
     | CLK_M__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.866 | 
     | CLK_M__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.937 | 
     | CLK_M__L3_I0         | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.979 | 
     | CLK_M__L4_I2         | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.021 | 
     | FIFO/WR/\wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.046 | 0.004 |   0.918 |    1.025 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Data_sync/\sync_reg_reg[1] /CK 
Endpoint:   Data_sync/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Data_sync/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.916
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.957
  Arrival Time                  1.064
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.094 | 
     | scan_clk__L2_I1            | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.028 | 
     | scan_clk__L3_I0            | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.047 | 
     | scan_clk__L4_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.119 | 
     | scan_clk__L5_I0            | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.188 | 
     | scan_clk__L6_I0            | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.266 | 
     | scan_clk__L7_I0            | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.346 | 
     | scan_clk__L8_I0            | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.423 | 
     | scan_clk__L9_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.496 | 
     | scan_clk__L10_I0           | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.526 | 
     | U0_mux2X1/U1               | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.592 | 
     | CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.652 | 
     | CLK_M__L2_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.723 | 
     | CLK_M__L3_I0               | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.765 | 
     | CLK_M__L4_I2               | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.807 | 
     | Data_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   1.064 |    0.956 | 
     | Data_sync/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.064 |    0.957 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.120 | 
     | scan_clk__L2_I1            | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.186 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.261 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.333 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.402 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.480 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.560 | 
     | scan_clk__L8_I0            | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.637 | 
     | scan_clk__L9_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.710 | 
     | scan_clk__L10_I0           | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.740 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.806 | 
     | CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.866 | 
     | CLK_M__L2_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.937 | 
     | CLK_M__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.979 | 
     | CLK_M__L4_I2               | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.021 | 
     | Data_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   0.916 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.906
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.055
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.095 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.029 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.046 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.118 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.187 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.265 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.345 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.422 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.495 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.554 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.041 | 0.034 |   0.696 |    0.588 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.668 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.729 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    0.796 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.150 |   1.054 |    0.947 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.055 |    0.947 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.121 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.187 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.262 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.334 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.403 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.481 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.561 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.638 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.711 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.770 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.804 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.884 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.945 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.012 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.906 |    1.014 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.065
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.213
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.048 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.153 |   0.213 |    0.105 | 
     | ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.213 |    0.105 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.168 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.065 |    0.173 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.065
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.214
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.049 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.154 |   0.214 |    0.105 | 
     | ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.214 |    0.105 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.168 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.065 |    0.174 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][0] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[3] /Q               (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.917
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.957
  Arrival Time                  1.067
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.097 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.030 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.045 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.117 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.186 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.263 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.343 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.421 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.493 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.523 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.589 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.650 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.721 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.762 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.805 | 
     | FIFO/WR/\wptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.153 |   1.067 |    0.957 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   1.067 |    0.957 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.122 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.188 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.263 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.336 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.405 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.482 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.562 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.640 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.712 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.742 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.808 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.869 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.940 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.981 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.024 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   0.917 |    1.026 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.917
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.957
  Arrival Time                  1.067
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.097 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.031 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.044 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.117 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.186 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.263 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.343 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.421 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.493 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.523 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.589 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.650 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.721 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.762 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.805 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.153 |   1.067 |    0.957 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   1.067 |    0.957 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.122 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.188 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.263 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.336 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.405 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.482 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.562 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.640 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.712 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.742 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.808 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.869 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.940 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.981 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.043 |   0.914 |    1.024 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   0.917 |    1.027 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin REGISTER/\Reg_File_reg[15][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[15][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: REGISTER/\Reg_File_reg[14][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.925
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.965
  Arrival Time                  1.075
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.097 | 
     | scan_clk__L2_I1               | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.031 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.044 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.117 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.186 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.263 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.343 | 
     | scan_clk__L8_I0               | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.420 | 
     | scan_clk__L9_I0               | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.493 | 
     | scan_clk__L10_I0              | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.523 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.589 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.650 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.721 | 
     | CLK_M__L3_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.042 |   0.872 |    0.762 | 
     | CLK_M__L4_I5                  | A v -> Y ^  | CLKINVX40M | 0.041 | 0.042 |   0.914 |    0.804 | 
     | REGISTER/\Reg_File_reg[14][7] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.161 |   1.074 |    0.965 | 
     | REGISTER/\Reg_File_reg[15][0] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   1.075 |    0.965 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.122 | 
     | scan_clk__L2_I1               | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.189 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.264 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.336 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.405 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.483 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.562 | 
     | scan_clk__L8_I0               | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.640 | 
     | scan_clk__L9_I0               | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.712 | 
     | scan_clk__L10_I0              | A v -> Y ^ | INVX2M     | 0.033 | 0.030 |   0.633 |    0.742 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.809 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.869 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.940 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.043 | 0.042 |   0.872 |    0.982 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.042 |   0.914 |    1.023 | 
     | REGISTER/\Reg_File_reg[15][0] | CK ^       | SDFFRQX2M  | 0.047 | 0.012 |   0.925 |    1.035 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.062
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.212
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.050 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.152 |   0.212 |    0.102 | 
     | ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.212 |    0.102 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.169 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.039 | 0.002 |   0.062 |    0.172 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.065
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.215
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.050 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.155 |   0.214 |    0.105 | 
     | ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.215 |    0.105 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.169 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.065 |    0.174 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.215
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.051 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.155 |   0.215 |    0.104 | 
     | ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.215 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.170 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.064 |    0.175 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.907
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.955
  Arrival Time                  1.065
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.098 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |   -0.032 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.043 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.116 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.185 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.262 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.342 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.420 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.492 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.033 | 0.030 |   0.633 |    0.522 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.699 |    0.588 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.060 |   0.759 |    0.649 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.071 |   0.830 |    0.720 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.041 |   0.872 |    0.761 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.046 | 0.043 |   0.914 |    0.804 | 
     | FIFO/WR/\wptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.151 |   1.065 |    0.954 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   1.065 |    0.955 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.123 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.066 |   0.079 |    0.190 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.075 |   0.154 |    0.265 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.072 |   0.226 |    0.337 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.033 | 0.069 |   0.295 |    0.406 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.045 | 0.078 |   0.373 |    0.483 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.043 | 0.080 |   0.453 |    0.563 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.530 |    0.641 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.073 |   0.603 |    0.713 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.662 |    0.772 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.041 | 0.034 |   0.696 |    0.806 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.057 | 0.080 |   0.776 |    0.886 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.036 | 0.061 |   0.837 |    0.947 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.068 |   0.904 |    1.015 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.907 |    1.017 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.215
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.111 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.111 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |   -0.051 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.155 |   0.215 |    0.104 | 
     | ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.215 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.111 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.111 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.060 |   0.060 |    0.170 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.039 | 0.004 |   0.064 |    0.175 | 
     +-----------------------------------------------------------------------------------------+ 

