TimeQuest Timing Analyzer report for vga_module_ani
Thu May 08 17:43:30 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module_ani                                                   ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 190.08 MHz ; 190.08 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.739 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.858  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.219 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.739 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.180      ;
; 19.740 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.179      ;
; 19.778 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.143      ;
; 19.824 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.095      ;
; 19.849 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.071      ;
; 19.863 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.058      ;
; 19.874 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.047      ;
; 19.879 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.041      ;
; 19.890 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.029      ;
; 19.978 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.941      ;
; 19.980 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.941      ;
; 19.980 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.941      ;
; 19.981 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.940      ;
; 19.995 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.925      ;
; 20.003 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.918      ;
; 20.015 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.905      ;
; 20.020 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.901      ;
; 20.025 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.895      ;
; 20.034 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.886      ;
; 20.045 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.875      ;
; 20.050 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.871      ;
; 20.064 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.856      ;
; 20.065 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.856      ;
; 20.065 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.856      ;
; 20.066 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.855      ;
; 20.078 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.841      ;
; 20.093 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.828      ;
; 20.133 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.788      ;
; 20.141 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.779      ;
; 20.149 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.772      ;
; 20.161 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.759      ;
; 20.166 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.755      ;
; 20.171 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.749      ;
; 20.179 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.742      ;
; 20.180 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.740      ;
; 20.191 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.729      ;
; 20.194 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.726      ;
; 20.196 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.725      ;
; 20.201 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.720      ;
; 20.210 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.710      ;
; 20.224 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.696      ;
; 20.235 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.686      ;
; 20.239 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.682      ;
; 20.240 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.680      ;
; 20.244 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.677      ;
; 20.245 ; sync_module:U2|Count_V[6]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.674      ;
; 20.252 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.668      ;
; 20.259 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.662      ;
; 20.269 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.652      ;
; 20.270 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.650      ;
; 20.279 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.642      ;
; 20.282 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.638      ;
; 20.287 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.633      ;
; 20.291 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.627      ;
; 20.295 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.626      ;
; 20.307 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.613      ;
; 20.309 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.612      ;
; 20.312 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.609      ;
; 20.317 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.603      ;
; 20.325 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.596      ;
; 20.326 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.594      ;
; 20.337 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.583      ;
; 20.340 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.580      ;
; 20.340 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.581      ;
; 20.342 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.579      ;
; 20.347 ; sync_module:U2|Count_V[8]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.574      ;
; 20.347 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.574      ;
; 20.356 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.564      ;
; 20.370 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.550      ;
; 20.377 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.544      ;
; 20.380 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.540      ;
; 20.381 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.540      ;
; 20.385 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.536      ;
; 20.386 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.534      ;
; 20.390 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.531      ;
; 20.393 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.528      ;
; 20.398 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.522      ;
; 20.410 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.510      ;
; 20.411 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.510      ;
; 20.415 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.506      ;
; 20.416 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.504      ;
; 20.420 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.501      ;
; 20.425 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.496      ;
; 20.428 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.492      ;
; 20.433 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.487      ;
; 20.441 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.480      ;
; 20.442 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.476      ;
; 20.453 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.467      ;
; 20.455 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.466      ;
; 20.458 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.463      ;
; 20.459 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.459      ;
; 20.461 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.460      ;
; 20.461 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.460      ;
; 20.462 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.459      ;
; 20.463 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.457      ;
; 20.471 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.450      ;
; 20.472 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.448      ;
; 20.483 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.437      ;
; 20.486 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.434      ;
; 20.486 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.435      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.492 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.509 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.540 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.650 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.667 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.740 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.745 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.756 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.758 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.498      ;
; 0.761 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.770 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.513      ;
; 0.774 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.777 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.779 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.786 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; vga_control_module:U4|rAddr[6]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.521      ;
; 0.791 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.795 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.795 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.529      ;
; 0.818 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.552      ;
; 0.832 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.572      ;
; 0.895 ; sync_module:U2|Count_H[10]           ; sync_module:U2|isReady                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.187      ;
; 0.969 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.262      ;
; 0.995 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.288      ;
; 1.014 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.755      ;
; 1.100 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.102 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.106 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.394      ;
; 1.109 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.120 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.125 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.140 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.149 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.151 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.219 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.219 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.219 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.227 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.518      ;
; 1.231 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.233 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.220 ; 12.440       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.233 ; 12.468       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.234 ; 12.469       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.279 ; 12.514       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.281 ; 12.516       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.369 ; 12.557       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 10.394 ; 9.982  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 10.727 ; 10.276 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 8.446  ; 7.957  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 11.580 ; 11.034 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.400  ; 8.276  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.607 ; 5.338 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.927 ; 5.620 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.635 ; 5.394 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.745 ; 6.346 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 6.050 ; 5.693 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 205.89 MHz ; 205.89 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 20.143 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.855  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.218 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 20.143 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.786      ;
; 20.190 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.739      ;
; 20.244 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.687      ;
; 20.253 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.678      ;
; 20.263 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.666      ;
; 20.274 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.655      ;
; 20.302 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.628      ;
; 20.304 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.626      ;
; 20.341 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.589      ;
; 20.400 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.529      ;
; 20.416 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.514      ;
; 20.421 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.510      ;
; 20.421 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.510      ;
; 20.422 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.509      ;
; 20.428 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.502      ;
; 20.430 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.500      ;
; 20.430 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.501      ;
; 20.430 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.501      ;
; 20.431 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.500      ;
; 20.440 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.490      ;
; 20.445 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.484      ;
; 20.459 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.471      ;
; 20.465 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.465      ;
; 20.467 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.463      ;
; 20.469 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.461      ;
; 20.479 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.451      ;
; 20.491 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.439      ;
; 20.498 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.432      ;
; 20.542 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.388      ;
; 20.554 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.376      ;
; 20.556 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.374      ;
; 20.566 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.364      ;
; 20.581 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.349      ;
; 20.584 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.346      ;
; 20.585 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.345      ;
; 20.590 ; sync_module:U2|Count_V[6]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.339      ;
; 20.591 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.339      ;
; 20.592 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.338      ;
; 20.593 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.337      ;
; 20.595 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.335      ;
; 20.596 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.334      ;
; 20.605 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.325      ;
; 20.617 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.313      ;
; 20.619 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.311      ;
; 20.624 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.306      ;
; 20.630 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.300      ;
; 20.631 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.299      ;
; 20.652 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.278      ;
; 20.656 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.274      ;
; 20.660 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.270      ;
; 20.661 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.266      ;
; 20.668 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.262      ;
; 20.680 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.250      ;
; 20.682 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.248      ;
; 20.691 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.239      ;
; 20.692 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.238      ;
; 20.699 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.231      ;
; 20.707 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.223      ;
; 20.710 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.220      ;
; 20.711 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.219      ;
; 20.713 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.217      ;
; 20.717 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.213      ;
; 20.718 ; sync_module:U2|Count_V[8]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.212      ;
; 20.718 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.212      ;
; 20.719 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.211      ;
; 20.721 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.209      ;
; 20.722 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.208      ;
; 20.725 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.206      ;
; 20.731 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.199      ;
; 20.743 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.187      ;
; 20.745 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.185      ;
; 20.749 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.181      ;
; 20.750 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.180      ;
; 20.756 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.174      ;
; 20.757 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.173      ;
; 20.757 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.173      ;
; 20.761 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.169      ;
; 20.766 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.165      ;
; 20.778 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.152      ;
; 20.782 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.148      ;
; 20.784 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.146      ;
; 20.786 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.144      ;
; 20.792 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.135      ;
; 20.794 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.136      ;
; 20.796 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.134      ;
; 20.806 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.124      ;
; 20.808 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.122      ;
; 20.817 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.113      ;
; 20.818 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.112      ;
; 20.825 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.105      ;
; 20.833 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.097      ;
; 20.836 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.094      ;
; 20.837 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.093      ;
; 20.839 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.091      ;
; 20.843 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.087      ;
; 20.844 ; sync_module:U2|Count_V[8]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.086      ;
; 20.844 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.086      ;
; 20.845 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.085      ;
; 20.847 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.083      ;
; 20.848 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.082      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.732      ;
; 0.468 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.498 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.607 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.619 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.686 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.692 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.703 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.361      ;
; 0.706 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.373      ;
; 0.716 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.725 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.729 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; vga_control_module:U4|rAddr[6]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.381      ;
; 0.734 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.386      ;
; 0.735 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.739 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.757 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.409      ;
; 0.767 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.425      ;
; 0.816 ; sync_module:U2|Count_H[10]           ; sync_module:U2|isReady                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.083      ;
; 0.880 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.890 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.157      ;
; 0.924 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.584      ;
; 0.986 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.249      ;
; 1.012 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.014 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.037 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.038 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.042 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.044 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.044 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.051 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.053 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.059 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.059 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.063 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.089 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.100 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.368      ;
; 1.105 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.107 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.375      ;
; 1.110 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.110 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.111 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.379      ;
; 1.113 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.380      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.227 ; 12.457       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.299 ; 12.529       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.302 ; 12.532       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 9.832  ; 9.241  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 10.159 ; 9.509  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.948  ; 7.198  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 11.002 ; 10.181 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.852  ; 7.682  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.319 ; 4.885 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.633 ; 5.143 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.297 ; 4.890 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.442 ; 5.788 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.708 ; 5.160 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.685 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.423  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.236 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.685 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.265      ;
; 22.709 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.241      ;
; 22.727 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.223      ;
; 22.781 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.169      ;
; 22.788 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.164      ;
; 22.799 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.151      ;
; 22.804 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.147      ;
; 22.808 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.143      ;
; 22.832 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.120      ;
; 22.850 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.100      ;
; 22.854 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.096      ;
; 22.872 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.079      ;
; 22.876 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.075      ;
; 22.882 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.070      ;
; 22.882 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.070      ;
; 22.884 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.068      ;
; 22.886 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.065      ;
; 22.888 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.062      ;
; 22.890 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.061      ;
; 22.892 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.058      ;
; 22.892 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.058      ;
; 22.893 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.058      ;
; 22.897 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.054      ;
; 22.914 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.036      ;
; 22.922 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.028      ;
; 22.926 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.026      ;
; 22.926 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.026      ;
; 22.928 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.024      ;
; 22.940 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.011      ;
; 22.944 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.007      ;
; 22.944 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.008      ;
; 22.950 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.000      ;
; 22.951 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.999      ;
; 22.954 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.997      ;
; 22.954 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.996      ;
; 22.956 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.994      ;
; 22.958 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.993      ;
; 22.960 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.990      ;
; 22.960 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.990      ;
; 22.961 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.990      ;
; 22.965 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.986      ;
; 22.968 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.983      ;
; 22.970 ; sync_module:U2|Count_V[6]  ; vga_control_module:U4|m[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.980      ;
; 22.976 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.975      ;
; 22.976 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.974      ;
; 22.980 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.970      ;
; 22.982 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.968      ;
; 22.984 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.967      ;
; 22.988 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.963      ;
; 22.989 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.962      ;
; 22.990 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.960      ;
; 22.993 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.958      ;
; 23.004 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.943      ;
; 23.008 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.943      ;
; 23.012 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.939      ;
; 23.013 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.937      ;
; 23.018 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.932      ;
; 23.019 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.931      ;
; 23.022 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.929      ;
; 23.022 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.928      ;
; 23.024 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.926      ;
; 23.026 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.924      ;
; 23.026 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.925      ;
; 23.027 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.920      ;
; 23.028 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.922      ;
; 23.028 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.922      ;
; 23.029 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.922      ;
; 23.033 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.918      ;
; 23.036 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.914      ;
; 23.036 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.915      ;
; 23.038 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.914      ;
; 23.038 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[0]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.914      ;
; 23.040 ; sync_module:U2|Count_H[6]  ; vga_control_module:U4|n[2]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.912      ;
; 23.044 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.907      ;
; 23.044 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.906      ;
; 23.045 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.906      ;
; 23.048 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|Count_Frame[6] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.902      ;
; 23.050 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.900      ;
; 23.051 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.899      ;
; 23.052 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.899      ;
; 23.056 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.895      ;
; 23.056 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.895      ;
; 23.057 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.894      ;
; 23.058 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.892      ;
; 23.061 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.890      ;
; 23.068 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.882      ;
; 23.069 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.878      ;
; 23.070 ; sync_module:U2|Count_V[8]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.880      ;
; 23.075 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.872      ;
; 23.076 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.875      ;
; 23.077 ; sync_module:U2|Count_H[8]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.875      ;
; 23.080 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.871      ;
; 23.081 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|Count_Frame[7] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.869      ;
; 23.084 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[3]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.868      ;
; 23.086 ; sync_module:U2|Count_V[10] ; vga_control_module:U4|Count_Frame[8] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.864      ;
; 23.086 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.864      ;
; 23.087 ; sync_module:U2|Count_V[7]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.863      ;
; 23.090 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.861      ;
; 23.090 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|Count_Frame[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.860      ;
; 23.092 ; sync_module:U2|Count_V[9]  ; vga_control_module:U4|Count_Frame[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.858      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.220 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.258 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.265 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.293 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.627      ;
; 0.295 ; vga_control_module:U4|rAddr[4]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.621      ;
; 0.295 ; vga_control_module:U4|rAddr[6]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.621      ;
; 0.296 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sync_module:U2|isReady               ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sync_module:U2|isReady               ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sync_module:U2|isReady               ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_control_module:U4|rAddr[5]       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.632      ;
; 0.307 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.639      ;
; 0.307 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.659      ;
; 0.376 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; sync_module:U2|Count_H[10]           ; sync_module:U2|isReady                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.387 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.406 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.741      ;
; 0.446 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.450 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.565      ;
; 0.454 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.464 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.493 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.494 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.495 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[3]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.616      ;
; 0.497 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.509 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 4.557 ; 4.624 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 4.716 ; 4.796 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 3.616 ; 3.685 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 5.043 ; 5.165 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.743 ; 3.692 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.414 ; 2.484 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.567 ; 2.649 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.472 ; 2.523 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.880 ; 3.003 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.603 ; 2.668 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 19.739 ; 0.186 ; N/A      ; N/A     ; 9.423               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 19.739 ; 0.186 ; N/A      ; N/A     ; 12.218              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 10.394 ; 9.982  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 10.727 ; 10.276 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 8.446  ; 7.957  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 11.580 ; 11.034 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.400  ; 8.276  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.414 ; 2.484 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.567 ; 2.649 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.472 ; 2.523 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.880 ; 3.003 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.603 ; 2.668 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------+
; Input Transition Times                                  ;
+------+--------------+-----------------+-----------------+
; Pin  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------+--------------+-----------------+-----------------+
; RSTn ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1264     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1264     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 08 17:43:28 2014
Info: Command: quartus_sta vga_module_ani -c vga_module_ani
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module_ani.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 19.739
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    19.739         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.453
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.453         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.858
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.858         0.000 CLK 
    Info:    12.219         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 20.143
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    20.143         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.401
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.401         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.855
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.855         0.000 CLK 
    Info:    12.218         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 22.685
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    22.685         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.186
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.186         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 CLK 
    Info:    12.236         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Thu May 08 17:43:30 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


