module fsm (clk, reset, in, out);

input logic clk, reset;
input logic [3:0] in; 
output logic[3:0] out;

// @positive edge 
 always_ff @(posedge clk) begin
	 if (reset) begin
		out<= 4'dx;
	 end
	 // if in is 0, then don't update 
	 else if(in == 4'd0) begin
		out <= 4'd0;
	 end
	 
	 // otherwise update 
	 else begin 
		out <= in; 
	end
	 
end

endmodule
