`include "pyc_add.sv"
`include "pyc_mux.sv"
`include "pyc_and.sv"
`include "pyc_or.sv"
`include "pyc_xor.sv"
`include "pyc_not.sv"
`include "pyc_reg.sv"
`include "pyc_fifo.sv"

`include "pyc_byte_mem.sv"

// Generated by pyc-compile (pyCircuit)
// Module: JitPipelineVec

module JitPipelineVec (
  input logic sys_clk,
  input logic sys_rst,
  input logic [15:0] a,
  input logic [15:0] b,
  input logic sel,
  output logic tag,
  output logic [15:0] data,
  output logic [7:0] lo8
);

logic [24:0] pyc_constant_1; // op=pyc.constant
logic pyc_constant_2; // op=pyc.constant
logic [15:0] a__jit_pipeline_vec__L19; // pyc.name="a__jit_pipeline_vec__L19"
logic [15:0] b__jit_pipeline_vec__L20; // pyc.name="b__jit_pipeline_vec__L20"
logic sel__jit_pipeline_vec__L21; // pyc.name="sel__jit_pipeline_vec__L21"
logic [15:0] pyc_add_3; // op=pyc.add
logic [15:0] sum___jit_pipeline_vec__L24; // pyc.name="sum___jit_pipeline_vec__L24"
logic [15:0] pyc_xor_4; // op=pyc.xor
logic [15:0] x__jit_pipeline_vec__L25; // pyc.name="x__jit_pipeline_vec__L25"
logic [15:0] data__jit_pipeline_vec__L26; // pyc.name="data__jit_pipeline_vec__L26"
logic [15:0] data__jit_pipeline_vec__L28; // pyc.name="data__jit_pipeline_vec__L28"
logic [15:0] pyc_mux_5; // op=pyc.mux
logic [15:0] data__jit_pipeline_vec__L27; // pyc.name="data__jit_pipeline_vec__L27"
logic pyc_eq_6; // op=pyc.eq
logic tag__jit_pipeline_vec__L29; // pyc.name="tag__jit_pipeline_vec__L29"
logic [7:0] pyc_extract_7; // op=pyc.extract
logic [7:0] lo8__jit_pipeline_vec__L30; // pyc.name="lo8__jit_pipeline_vec__L30"
logic [24:0] pyc_concat_8; // op=pyc.concat
logic [24:0] bus__jit_pipeline_vec__L33; // pyc.name="bus__jit_pipeline_vec__L33"
logic [24:0] pyc_comb_9; // op=pyc.comb
logic pyc_comb_10; // op=pyc.comb
logic [24:0] pyc_comb_11; // op=pyc.comb
logic [24:0] PIPE0__bus_s0__next; // pyc.name="PIPE0__bus_s0__next"
logic [24:0] pyc_reg_12; // op=pyc.reg
logic [24:0] PIPE0__bus_s0; // pyc.name="PIPE0__bus_s0"
logic [24:0] PIPE1__bus_s1__next; // pyc.name="PIPE1__bus_s1__next"
logic [24:0] pyc_reg_13; // op=pyc.reg
logic [24:0] PIPE1__bus_s1; // pyc.name="PIPE1__bus_s1"
logic [24:0] PIPE2__bus_s2__next; // pyc.name="PIPE2__bus_s2__next"
logic [24:0] pyc_reg_14; // op=pyc.reg
logic [24:0] PIPE2__bus_s2; // pyc.name="PIPE2__bus_s2"
logic [24:0] bus__jit_pipeline_vec__L35; // pyc.name="bus__jit_pipeline_vec__L35"
logic [7:0] pyc_extract_15; // op=pyc.extract
logic [15:0] pyc_extract_16; // op=pyc.extract
logic pyc_extract_17; // op=pyc.extract
logic [7:0] pyc_comb_18; // op=pyc.comb
logic [15:0] pyc_comb_19; // op=pyc.comb
logic pyc_comb_20; // op=pyc.comb

assign pyc_constant_1 = 25'd0;
assign pyc_constant_2 = 1'd1;
assign a__jit_pipeline_vec__L19 = a;
assign b__jit_pipeline_vec__L20 = b;
assign sel__jit_pipeline_vec__L21 = sel;
assign pyc_add_3 = (a__jit_pipeline_vec__L19 + b__jit_pipeline_vec__L20);
assign sum___jit_pipeline_vec__L24 = pyc_add_3;
assign pyc_xor_4 = (a__jit_pipeline_vec__L19 ^ b__jit_pipeline_vec__L20);
assign x__jit_pipeline_vec__L25 = pyc_xor_4;
assign data__jit_pipeline_vec__L26 = x__jit_pipeline_vec__L25;
assign data__jit_pipeline_vec__L28 = sum___jit_pipeline_vec__L24;
assign pyc_mux_5 = (sel__jit_pipeline_vec__L21 ? data__jit_pipeline_vec__L28 : data__jit_pipeline_vec__L26);
assign data__jit_pipeline_vec__L27 = pyc_mux_5;
assign pyc_eq_6 = (a__jit_pipeline_vec__L19 == b__jit_pipeline_vec__L20);
assign tag__jit_pipeline_vec__L29 = pyc_eq_6;
assign pyc_extract_7 = data__jit_pipeline_vec__L27[7:0];
assign lo8__jit_pipeline_vec__L30 = pyc_extract_7;
assign pyc_concat_8 = {tag__jit_pipeline_vec__L29, data__jit_pipeline_vec__L27, lo8__jit_pipeline_vec__L30};
assign bus__jit_pipeline_vec__L33 = pyc_concat_8;
assign pyc_comb_9 = pyc_constant_1;
assign pyc_comb_10 = pyc_constant_2;
assign pyc_comb_11 = bus__jit_pipeline_vec__L33;
pyc_reg #(.WIDTH(25)) pyc_reg_12_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(PIPE0__bus_s0__next),
  .init(pyc_comb_9),
  .q(pyc_reg_12)
);
assign PIPE0__bus_s0 = pyc_reg_12;
assign PIPE0__bus_s0__next = pyc_comb_11;
pyc_reg #(.WIDTH(25)) pyc_reg_13_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(PIPE1__bus_s1__next),
  .init(pyc_comb_9),
  .q(pyc_reg_13)
);
assign PIPE1__bus_s1 = pyc_reg_13;
assign PIPE1__bus_s1__next = PIPE0__bus_s0;
pyc_reg #(.WIDTH(25)) pyc_reg_14_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(PIPE2__bus_s2__next),
  .init(pyc_comb_9),
  .q(pyc_reg_14)
);
assign PIPE2__bus_s2 = pyc_reg_14;
assign PIPE2__bus_s2__next = PIPE1__bus_s1;
assign bus__jit_pipeline_vec__L35 = PIPE2__bus_s2;
assign pyc_extract_15 = bus__jit_pipeline_vec__L35[7:0];
assign pyc_extract_16 = bus__jit_pipeline_vec__L35[23:8];
assign pyc_extract_17 = bus__jit_pipeline_vec__L35[24];
assign pyc_comb_18 = pyc_extract_15;
assign pyc_comb_19 = pyc_extract_16;
assign pyc_comb_20 = pyc_extract_17;
assign tag = pyc_comb_20;
assign data = pyc_comb_19;
assign lo8 = pyc_comb_18;

endmodule

