{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764610868810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764610868811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  1 12:41:08 2025 " "Processing started: Mon Dec  1 12:41:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764610868811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610868811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3201Project -c 3201Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3201Project -c 3201Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610868811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764610868924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764610868925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3201Project/top.v 1 1 " "Found 1 design units, including 1 entities, in source file 3201Project/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3201Project/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file 3201Project/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "3201Project/sevenseg.v" "" { Text "/eecs/home/mattg77/3201Project/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3201Project/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file 3201Project/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "3201Project/lfsr.v" "" { Text "/eecs/home/mattg77/3201Project/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764610872058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 top.v(19) " "Verilog HDL assignment warning at top.v(19): truncated value with size 32 to match size of target (19)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(54) " "Verilog HDL assignment warning at top.v(54): truncated value with size 32 to match size of target (16)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(69) " "Verilog HDL assignment warning at top.v(69): truncated value with size 32 to match size of target (16)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(86) " "Verilog HDL assignment warning at top.v(86): truncated value with size 32 to match size of target (4)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(87) " "Verilog HDL assignment warning at top.v(87): truncated value with size 32 to match size of target (4)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(88) " "Verilog HDL assignment warning at top.v(88): truncated value with size 32 to match size of target (4)" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764610872059 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:rng " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:rng\"" {  } { { "3201Project/top.v" "rng" { Text "/eecs/home/mattg77/3201Project/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:s0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:s0\"" {  } { { "3201Project/top.v" "s0" { Text "/eecs/home/mattg77/3201Project/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872073 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "3201Project/top.v" "Mod1" { Text "/eecs/home/mattg77/3201Project/top.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "3201Project/top.v" "Div0" { Text "/eecs/home/mattg77/3201Project/top.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "3201Project/top.v" "Mod2" { Text "/eecs/home/mattg77/3201Project/top.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "3201Project/top.v" "Div1" { Text "/eecs/home/mattg77/3201Project/top.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "3201Project/top.v" "Mod3" { Text "/eecs/home/mattg77/3201Project/top.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "3201Project/top.v" "Mod0" { Text "/eecs/home/mattg77/3201Project/top.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872206 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764610872206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872222 ""}  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764610872222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "/eecs/home/mattg77/db/lpm_divide_rll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/eecs/home/mattg77/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/eecs/home/mattg77/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/eecs/home/mattg77/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872294 ""}  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764610872294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/eecs/home/mattg77/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872318 ""}  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764610872318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "/eecs/home/mattg77/db/lpm_divide_rtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/eecs/home/mattg77/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "/eecs/home/mattg77/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764610872355 ""}  } { { "3201Project/top.v" "" { Text "/eecs/home/mattg77/3201Project/top.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764610872355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "/eecs/home/mattg77/db/lpm_divide_gkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/eecs/home/mattg77/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "/eecs/home/mattg77/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764610872381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764610872570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764610872724 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~0" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~0" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "/eecs/home/mattg77/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764610872727 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1764610872727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764610872824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764610872824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "929 " "Implemented 929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764610872876 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764610872876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "904 " "Implemented 904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764610872876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764610872876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764610872889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  1 12:41:12 2025 " "Processing ended: Mon Dec  1 12:41:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764610872889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764610872889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764610872889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764610872889 ""}
