
---------- Begin Simulation Statistics ----------
final_tick                                56463158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 909492                       # Number of bytes of host memory used
host_seconds                                  1251.80                       # Real time elapsed on the host
host_tick_rate                               45105646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.056463                       # Number of seconds simulated
sim_ticks                                 56463158500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 151263914                       # number of cc regfile reads
system.cpu.cc_regfile_writes                132996274                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 45244191                       # Number of Instructions Simulated
system.cpu.committedInsts::total            145244191                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                   88306087                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              234780762                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.129263                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.495930                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.777493                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2395342                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1858419                       # number of floating regfile writes
system.cpu.idleCycles                           40441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1121209                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7175971                       # Number of branches executed
system.cpu.iew.exec_branches::1              10298605                       # Number of branches executed
system.cpu.iew.exec_branches::total          17474576                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.128384                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22440413                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  22632008                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              45072421                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4345446                       # Number of stores executed
system.cpu.iew.exec_stores::1                 8839697                       # Number of stores executed
system.cpu.iew.exec_stores::total            13185143                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  787146                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32014946                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                804                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13378659                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           244814036                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18094967                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           13792311                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       31887278                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1287246                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             240350527                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5153                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 39192                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1090725                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47829                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2758                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       524241                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         596968                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              192466467                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1               85108520                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          277574987                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  148951339                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                   91081732                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              240033071                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.554938                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.667415                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.589425                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              106807045                       # num instructions producing a value
system.cpu.iew.wb_producers::1               56802726                       # num instructions producing a value
system.cpu.iew.wb_producers::total          163609771                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.319013                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.806559                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.125572                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   148973563                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                    91125760                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               240099323                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                422563918                       # number of integer regfile reads
system.cpu.int_regfile_writes               207264356                       # number of integer regfile writes
system.cpu.ipc::0                            0.885533                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.400652                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.286185                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50693      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127289799     84.96%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    48      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 223      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  615      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  302      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 493      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17969526     11.99%     96.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3929943      2.62%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132206      0.09%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         448620      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149822603                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1347117      1.47%      1.47% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              66856752     72.77%     74.23% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               211101      0.23%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  7901      0.01%     74.47% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              171546      0.19%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1026      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                29463      0.03%     74.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  203      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              188231      0.20%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           25932      0.03%     74.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          143573      0.16%     75.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            2447      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          16505      0.02%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt            167      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     75.10% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             12620906     13.74%     88.84% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7696759      8.38%     97.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1344630      1.46%     98.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1215581      1.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total               91879846                       # Type of FU issued
system.cpu.iq.FU_type::total                241702449      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5306546                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9070959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3667256                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3982566                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  9338568                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  6303668                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             15642236                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.038637                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.026080                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.064717                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11694287     74.76%     74.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  55508      0.35%     75.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     655      0.00%     75.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 48788      0.31%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     86      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3515      0.02%     75.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     34      0.00%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  7782      0.05%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               896      0.01%     75.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt              5340      0.03%     75.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               391      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              465      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt               34      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 909391      5.81%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2211798     14.14%     95.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            182075      1.16%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           521186      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              266278603                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          618625136                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    236365815                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         250867415                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  244811385                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 241702449                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2651                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10033257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            124813                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1259                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12650630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     112885878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.141122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.588196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19175667     16.99%     16.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28465770     25.22%     42.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20497915     18.16%     60.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16309555     14.45%     74.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20622349     18.27%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6277029      5.56%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1333952      1.18%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              195197      0.17%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8444      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       112885878                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.140355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            260566                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            67693                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17962286                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4350313                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            287212                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           299470                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             14052660                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             9028346                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                77329877                       # number of misc regfile reads
system.cpu.numCycles                        112926319                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       358794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       719126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   145244191                       # Number of instructions simulated
sim_ops                                     234780762                       # Number of ops (including micro ops) simulated
host_inst_rate                                 116028                       # Simulator instruction rate (inst/s)
host_op_rate                                   187554                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                18689201                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14060491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1231334                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12166601                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11909155                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.883994                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1407315                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                869                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          432090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             405803                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            26287                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       107375                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8335064                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1086147                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    112880816                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.079900                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.051687                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9770748      8.66%      8.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        61125878     54.15%     62.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12248406     10.85%     73.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         8695537      7.70%     81.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         6406826      5.68%     87.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4152073      3.68%     90.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2745618      2.43%     93.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1675756      1.48%     94.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6059974      5.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    112880816                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          45244191                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     145244191                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1            88306087                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       234780762                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 22055515                       # Number of memory references committed
system.cpu.commit.memRefs::total             44319862                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   13365375                       # Number of loads committed
system.cpu.commit.loads::total               31311732                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      900                       # Number of memory barriers committed
system.cpu.commit.membars::total                  918                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                10085914                       # Number of branches committed
system.cpu.commit.branches::total            17246412                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 3048569                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3575898                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 86618420                       # Number of committed integer instructions.
system.cpu.commit.integer::total            233042228                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1223215                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1313533                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1274331      1.44%      1.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     64205795     72.71%     74.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       202066      0.23%     74.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         7417      0.01%     74.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       160582      0.18%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          962      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        28760      0.03%     74.60% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     74.60% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       187327      0.21%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        25930      0.03%     74.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     74.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       138105      0.16%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         2447      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        16505      0.02%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt          167      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     12085668     13.69%     88.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7519246      8.51%     97.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1279707      1.45%     98.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1170894      1.33%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total     88306087                       # Class of committed instruction
system.cpu.commit.committedInstType::total    234780762      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6059974                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42656438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42656438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42665043                       # number of overall hits
system.cpu.dcache.overall_hits::total        42665043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       144024                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         144024                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144267                       # number of overall misses
system.cpu.dcache.overall_misses::total        144267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1541577499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1541577499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1541577499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1541577499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     42800462                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42800462                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     42809310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42809310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10703.615363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10703.615363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10685.586440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10685.586440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1622                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    37.720930                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       107894                       # number of writebacks
system.cpu.dcache.writebacks::total            107894                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       108687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       108687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       108920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       108920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1098987500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1098987500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1104088500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1104088500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002544                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10111.489875                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10111.489875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10136.692068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10136.692068                       # average overall mshr miss latency
system.cpu.dcache.replacements                 107894                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29707384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29707384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    810144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    810144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29791631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29791631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9616.300877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9616.300877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    428146500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    428146500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8743.393645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8743.393645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12949054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12949054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    731432999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    731432999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13008831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13008831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12236.027218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12236.027218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59719                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59719                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    670841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    670841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11233.292587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11233.292587                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8605                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8605                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          243                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          243                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8848                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8848                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.027464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          233                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          233                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5101000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5101000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21892.703863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21892.703863                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.790909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42773963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            392.717117                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.790909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85727538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85727538                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 99254602                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              55361197                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  61396378                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8668854                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1090725                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11640005                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                146236                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              248559998                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4259848                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31905749                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13187527                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         31633                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33142                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1047647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      158277931                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    18689201                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13722273                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     111416722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1235953                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       4137                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19280                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  45436120                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 44769                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     4422                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          112885878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.253404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.110054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 37241585     32.99%     32.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 20345831     18.02%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6955206      6.16%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6713654      5.95%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8167673      7.24%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 33461929     29.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            112885878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.401604                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     45174305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45174305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     45174305                       # number of overall hits
system.cpu.icache.overall_hits::total        45174305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       261511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         261511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       261511                       # number of overall misses
system.cpu.icache.overall_misses::total        261511                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2304811860                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2304811860                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2304811860                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2304811860                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     45435816                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45435816                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     45435816                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45435816                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005756                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005756                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005756                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005756                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8813.441347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8813.441347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8813.441347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8813.441347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       168224                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          347                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             10246                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.418505                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    34.700000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       250899                       # number of writebacks
system.cpu.icache.writebacks::total            250899                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10098                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10098                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10098                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10098                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       251413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       251413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       251413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       251413                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2110064889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2110064889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2110064889                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2110064889                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8392.823319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8392.823319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8392.823319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8392.823319                       # average overall mshr miss latency
system.cpu.icache.replacements                 250899                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     45174305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45174305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       261511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        261511                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2304811860                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2304811860                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     45435816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45435816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005756                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005756                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8813.441347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8813.441347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       251413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       251413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2110064889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2110064889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8392.823319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8392.823319                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.815609                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45425718                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            251413                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            180.681659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.815609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          91123045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         91123045                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    45440585                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         21608                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1507439                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   15929                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 257                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  32323                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               142496                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      428513                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  687284                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1262                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                2501                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 338206                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 8157                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  56463158500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1090725                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                105736122                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                23693364                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            377                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  63637843                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              31613325                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              246074479                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1161580                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                195509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 389156                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    182                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1746210                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        28811704                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           353876905                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   672302335                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                434000155                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2452079                       # Number of floating rename lookups
system.cpu.rename.committedMaps             334605481                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 19271377                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  32928352                       # count of insts added to the skid buffer
system.cpu.rob.reads                        814636282                       # The number of ROB reads
system.cpu.rob.writes                       487781585                       # The number of ROB writes
system.cpu.thread0.numInsts                  45244191                       # Number of Instructions committed
system.cpu.thread0.numOps                    88306087                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               248283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               105938                       # number of demand (read+write) hits
system.l2.demand_hits::total                   354221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              248283                       # number of overall hits
system.l2.overall_hits::.cpu.data              105938                       # number of overall hits
system.l2.overall_hits::total                  354221                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2980                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3123                       # number of overall misses
system.l2.overall_misses::.cpu.data              2980                       # number of overall misses
system.l2.overall_misses::total                  6103                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223594500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    247972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        471567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223594500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    247972500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       471567000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           251406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           108918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               360324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          251406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          108918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              360324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.012422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.027360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.012422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.027360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71596.061479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83212.248322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77268.064886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71596.061479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83212.248322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77268.064886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  90                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 90                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40861                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    204856500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    216048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    420904500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    204856500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    216048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2092772047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2513676547                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.012422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.012422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65596.061479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74757.093426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69999.085315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65596.061479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74757.093426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60054.294278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61517.744230                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       253955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           253955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       253955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       253955                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2092772047                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2092772047                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60054.294278                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60054.294278                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             57249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    207565000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     207565000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.041473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83796.931772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83796.931772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               89                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    178659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.039983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74815.326633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74815.326633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         248283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223594500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223594500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       251406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         251406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.012422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71596.061479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71596.061479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    204856500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    204856500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.012422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65596.061479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65596.061479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         48689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40407500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40407500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.010225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80333.001988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80333.001988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74480.079681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74480.079681                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  552347                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              552348                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44588                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39395.855385                       # Cycle average of tags in use
system.l2.tags.total_refs                      753874                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.449720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2860.862125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2514.377043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34020.616218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.519113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.601133                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5957                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531738                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.091751                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11546717                       # Number of tag accesses
system.l2.tags.data_accesses                 11546717                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000721750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40861                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40861                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2615104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     46.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55767811500                       # Total gap between requests
system.mem_ctrls.avgGap                    1364817.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       199872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       184960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2230272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3539865.733866092749                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3275764.319844062440                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 39499596.892015881836                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3123                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2890                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34848                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88955317                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    107940401                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1006882820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28483.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37349.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28893.56                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       199872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       184960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2230272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2615104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34848                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40861                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3539866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3275764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     39499597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         46315227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3539866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3539866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3539866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3275764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     39499597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46315227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40861                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               437634788                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             204305000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1203778538                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10710.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29460.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36977                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   673.301751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   449.512720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.418996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          651     16.76%     16.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          449     11.56%     28.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          210      5.41%     33.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          146      3.76%     37.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          115      2.96%     40.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      1.85%     42.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      1.60%     43.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      1.54%     45.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2119     54.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2615104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               46.315227                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12259380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6516015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141164940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4456754640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1459037550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20453189760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26528922285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.844815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  53154832983                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1885260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1423065517                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        15472380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8223765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      150582600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4456754640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1830031740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20140773600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26601838725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.136214                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  52340064434                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1885260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2237834066                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38473                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2388                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2388                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        81722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        81722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  81722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2615104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2615104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2615104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40861                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65372798                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213705239                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            300605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       253958                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39651                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        251413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       753718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       325734                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1079452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32147520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13875968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46023488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39658                       # Total snoops (count)
system.tol2bus.snoopTraffic                       448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           399984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 399975    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             399984                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56463158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          718356000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377127983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         163381493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
