Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 06:39:11 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.126        0.000                      0                 1165        0.154        0.000                      0                 1165        4.500        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.126        0.000                      0                 1165        0.154        0.000                      0                 1165        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 3.051ns (30.756%)  route 6.869ns (69.244%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.412    14.221    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.345 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=5, routed)           0.660    15.005    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124    15.129 r  man/regfile/FSM_sequential_M_phase_q[3]_i_1/O
                         net (fo=1, routed)           0.000    15.129    man/M_phase_d__0[3]
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.508    14.912    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.297    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.081    15.255    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -15.129    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 2.927ns (30.365%)  route 6.712ns (69.635%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.413    14.222    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1_comp/O
                         net (fo=5, routed)           0.503    14.848    man/regfile_n_5
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.508    14.912    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.297    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.005    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 2.927ns (30.365%)  route 6.712ns (69.635%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.413    14.222    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1_comp/O
                         net (fo=5, routed)           0.503    14.848    man/regfile_n_5
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.508    14.912    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.297    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.005    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 3.051ns (30.913%)  route 6.819ns (69.087%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 r  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 r  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 r  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 f  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 f  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 f  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.412    14.221    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.345 r  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=5, routed)           0.610    14.955    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.079 r  man/regfile/FSM_sequential_M_phase_q[2]_i_1/O
                         net (fo=1, routed)           0.000    15.079    man/M_phase_d__0[2]
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.508    14.912    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.297    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.079    15.253    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.927ns (30.679%)  route 6.614ns (69.321%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.413    14.222    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1_comp/O
                         net (fo=5, routed)           0.404    14.750    man/regfile_n_5
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.943    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.927ns (30.679%)  route 6.614ns (69.321%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.413    14.222    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1_comp/O
                         net (fo=5, routed)           0.404    14.750    man/regfile_n_5
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.943    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 2.927ns (30.838%)  route 6.564ns (69.161%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.413    14.222    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1_comp/O
                         net (fo=5, routed)           0.355    14.700    man/regfile_n_5
    SLICE_X58Y58         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.943    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 3.051ns (31.591%)  route 6.607ns (68.409%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.412    14.221    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.345 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=5, routed)           0.398    14.743    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.867 r  man/regfile/FSM_sequential_M_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.867    man/M_phase_d__0[0]
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.029    15.177    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 3.051ns (31.601%)  route 6.604ns (68.399%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 r  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 r  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 r  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 f  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 f  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 f  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.412    14.221    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.345 r  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=5, routed)           0.395    14.740    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.864 r  man/regfile/FSM_sequential_M_phase_q[4]_i_2/O
                         net (fo=1, routed)           0.000    14.864    man/M_phase_d__0[4]
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.031    15.179    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.594ns  (logic 3.051ns (31.802%)  route 6.543ns (68.198%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.513    13.684    man/regfile/M_alu16_out[0]
    SLICE_X59Y59         LUT4 (Prop_lut4_I3_O)        0.124    13.808 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=2, routed)           0.412    14.221    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.345 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=5, routed)           0.334    14.679    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.803 r  man/regfile/FSM_sequential_M_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.803    man/M_phase_d__0[1]
    SLICE_X58Y58         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.911    man/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.031    15.179    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.507    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[2]/Q
                         net (fo=1, routed)           0.099     1.747    man/led_out_gen_0[3].led_out/M_temp_encoding_q[2]
    SLICE_X51Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.070     1.593    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.506    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.101     1.748    man/led_out_gen_0[0].led_out/M_temp_encoding_q[13]
    SLICE_X51Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.832     2.022    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.070     1.592    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.559     1.503    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.113     1.757    man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q[3]
    SLICE_X54Y66         LUT5 (Prop_lut5_I3_O)        0.048     1.805 r  man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X54Y66         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.827     2.017    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.131     1.647    man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.506    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/Q
                         net (fo=1, routed)           0.101     1.748    man/led_out_gen_0[0].led_out/M_temp_encoding_q[1]
    SLICE_X50Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.832     2.022    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.063     1.585    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.507    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/Q
                         net (fo=1, routed)           0.110     1.758    man/led_out_gen_0[3].led_out/M_temp_encoding_q[12]
    SLICE_X53Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.070     1.593    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.507    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.099     1.770    man/led_out_gen_0[3].led_out/M_temp_encoding_q[10]
    SLICE_X51Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.070     1.593    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.561     1.505    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.112     1.781    man/led_out_gen_0[1].led_out/M_temp_encoding_q[10]
    SLICE_X55Y63         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.829     2.019    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.070     1.589    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X52Y64         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.106     1.774    man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q[3]
    SLICE_X53Y64         LUT5 (Prop_lut5_I3_O)        0.049     1.823 r  man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.823    man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X53Y64         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.829     2.019    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.107     1.624    man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.686%)  route 0.106ns (33.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.561     1.505    man/led_out_gen_0[3].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.106     1.775    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[3]
    SLICE_X47Y57         LUT5 (Prop_lut5_I3_O)        0.049     1.824 r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.824    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X47Y57         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     2.020    man/led_out_gen_0[3].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.107     1.625    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 man/M_current_strip_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.507    man/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  man/M_current_strip_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  man/M_current_strip_q_reg[3]/Q
                         net (fo=2, routed)           0.074     1.728    man/led_out_gen_0[3].led_out/led_strip/p_3_in[0]
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.098     1.826 r  man/led_out_gen_0[3].led_out/led_strip/M_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.826    man/led_out_gen_0[3].led_out/led_strip_n_2
    SLICE_X52Y57         FDRE                                         r  man/led_out_gen_0[3].led_out/M_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  man/led_out_gen_0[3].led_out/M_state_q_reg/C
                         clock pessimism             -0.517     1.507    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.120     1.627    man/led_out_gen_0[3].led_out/M_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.276ns  (logic 6.007ns (39.325%)  route 9.269ns (60.675%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.199 r  man/alu16/add/s0__45_carry__0/O[0]
                         net (fo=1, routed)           0.603    10.802    man/alu16/add/s00_in[4]
    SLICE_X62Y60         LUT3 (Prop_lut3_I0_O)        0.299    11.101 r  man/alu16/add/M_reg_current_position_q[4]_i_8/O
                         net (fo=2, routed)           0.438    11.538    man/alu16/add/M_reg_current_position_q[4]_i_8_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.662 f  man/alu16/add/M_reg_current_position_q[4]_i_3/O
                         net (fo=1, routed)           0.839    12.501    man/regfile/M_reg_led_colour_q_reg[4]_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.625 r  man/regfile/M_reg_current_position_q[4]_i_1/O
                         net (fo=8, routed)           1.291    13.916    man/regfile/M_alu16_out[4]
    SLICE_X64Y59         LUT5 (Prop_lut5_I1_O)        0.124    14.040 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.895    16.935    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    20.485 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.485    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.035ns  (logic 6.349ns (42.227%)  route 8.686ns (57.773%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 f  man/alu16/add/s0__45_carry__0/O[3]
                         net (fo=1, routed)           0.416    10.706    man/alu16/add/s00_in[7]
    SLICE_X58Y61         LUT3 (Prop_lut3_I0_O)        0.306    11.012 f  man/alu16/add/M_reg_current_position_q[7]_i_5/O
                         net (fo=2, routed)           0.635    11.647    man/alu16/add/M_reg_current_position_q[7]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.771 f  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.452    12.223    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.347 r  man/alu16/add/M_reg_current_position_q[0]_i_10/O
                         net (fo=1, routed)           0.283    12.631    man/regfile/M_reg_led_colour_q_reg[0]_1
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  man/regfile/M_reg_current_position_q[0]_i_6/O
                         net (fo=1, routed)           0.292    13.047    man/regfile/M_reg_current_position_q[0]_i_6_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=8, routed)           0.359    13.530    man/regfile/M_alu16_out[0]
    SLICE_X63Y59         LUT5 (Prop_lut5_I1_O)        0.124    13.654 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.044    16.698    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.244 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.244    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.746ns  (logic 5.757ns (39.044%)  route 8.989ns (60.956%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.067 r  man/alu16/add/s0__45_carry/O[3]
                         net (fo=2, routed)           0.658    10.725    man/alu16/add/s00_in[3]
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.306    11.031 f  man/alu16/add/M_reg_current_position_q[3]_i_3/O
                         net (fo=1, routed)           0.898    11.929    man/regfile/M_reg_led_colour_q_reg[3]_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.053 r  man/regfile/M_reg_current_position_q[3]_i_1/O
                         net (fo=7, routed)           1.553    13.605    man/regfile/M_alu16_out[3]
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.729 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.676    16.406    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    19.955 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.955    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.720ns  (logic 5.997ns (40.743%)  route 8.722ns (59.257%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          1.085     7.886    man/regfile/M_regfile_rb[1]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.010 r  man/regfile/M_temp_encoding_q[14]_i_3__1/O
                         net (fo=1, routed)           0.283     8.294    man/sel_mux/M_regfile_rb_data[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  man/sel_mux/M_temp_encoding_q[14]_i_2__1/O
                         net (fo=71, routed)          0.885     9.303    man/regfile/M_alu16_b[1]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.427 r  man/regfile/s0__45_carry_i_3/O
                         net (fo=1, routed)           0.000     9.427    man/alu16/add/M_reg_current_position_q[0]_i_13_0[1]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.977 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     9.977    man/alu16/add/s0__45_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.311 r  man/alu16/add/s0__45_carry__0/O[1]
                         net (fo=2, routed)           0.632    10.943    man/alu16/add/s00_in[5]
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.303    11.246 f  man/alu16/add/M_reg_current_position_q[5]_i_3/O
                         net (fo=1, routed)           0.863    12.109    man/regfile/M_reg_led_colour_q_reg[5]_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.233 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=8, routed)           1.330    13.563    man/regfile/M_alu16_out[5]
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.687 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.694    16.380    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    19.929 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.929    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.607ns  (logic 4.823ns (33.015%)  route 9.785ns (66.985%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=93, routed)          2.197     7.924    man/M_phase_q[3]
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.076 r  man/g0_b1/O
                         net (fo=1, routed)           1.078     9.154    man/M_man_seg_out[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.326     9.480 r  man/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.729    10.208    man/g0_b0__0_i_7_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.332 r  man/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.175    11.507    man/g0_b0__0_i_2_n_0
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.124    11.631 r  man/g0_b4__0/O
                         net (fo=1, routed)           4.607    16.238    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    19.816 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.816    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.561ns  (logic 5.051ns (34.688%)  route 9.510ns (65.312%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=93, routed)          2.197     7.924    man/M_phase_q[3]
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.076 r  man/g0_b1/O
                         net (fo=1, routed)           1.078     9.154    man/M_man_seg_out[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.326     9.480 r  man/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.729    10.208    man/g0_b0__0_i_7_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.332 r  man/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.175    11.507    man/g0_b0__0_i_2_n_0
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.153    11.660 r  man/g0_b5__0/O
                         net (fo=1, routed)           4.332    15.992    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    19.770 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.770    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.557ns  (logic 5.423ns (37.252%)  route 9.134ns (62.748%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 r  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          0.828     7.630    man/regfile/M_regfile_rb[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.754 r  man/regfile/M_temp_encoding_q[14]_i_6__0/O
                         net (fo=1, routed)           0.323     8.076    man/regfile/M_temp_encoding_q[14]_i_6__0_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.200 r  man/regfile/M_temp_encoding_q[14]_i_3__0/O
                         net (fo=2, routed)           0.303     8.503    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=51, routed)          1.291     9.918    man/regfile/M_alu16_b[2]
    SLICE_X57Y61         LUT5 (Prop_lut5_I1_O)        0.124    10.042 r  man/regfile/M_reg_current_position_q[14]_i_8/O
                         net (fo=6, routed)           0.997    11.039    man/regfile/M_reg_current_position_q[14]_i_8_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.152    11.191 r  man/regfile/M_reg_current_position_q[12]_i_5/O
                         net (fo=2, routed)           0.449    11.640    man/regfile/M_reg_current_position_q[12]_i_5_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.326    11.966 f  man/regfile/M_reg_current_position_q[11]_i_4/O
                         net (fo=1, routed)           0.546    12.512    man/regfile/M_reg_current_position_q[11]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.636 r  man/regfile/M_reg_current_position_q[11]_i_1/O
                         net (fo=6, routed)           1.106    13.743    man/regfile/M_alu16_out[11]
    SLICE_X60Y64         LUT5 (Prop_lut5_I1_O)        0.124    13.867 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.340    16.207    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    19.766 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.766    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.410ns  (logic 5.417ns (37.595%)  route 8.992ns (62.405%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 r  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          0.856     7.657    man/regfile/M_regfile_rb[1]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.781 r  man/regfile/M_temp_encoding_q[14]_i_6__1/O
                         net (fo=1, routed)           0.301     8.083    man/regfile/M_temp_encoding_q[14]_i_6__1_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  man/regfile/M_temp_encoding_q[14]_i_3/O
                         net (fo=2, routed)           0.166     8.373    man/sel_mux/M_regfile_rb_data[3]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  man/sel_mux/M_temp_encoding_q[14]_i_2/O
                         net (fo=52, routed)          1.393     9.890    man/regfile/M_alu16_b[3]
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  man/regfile/M_reg_current_position_q[15]_i_13/O
                         net (fo=5, routed)           0.664    10.678    man/regfile/M_reg_current_position_q[15]_i_13_n_0
    SLICE_X56Y61         LUT3 (Prop_lut3_I2_O)        0.150    10.828 r  man/regfile/M_reg_current_position_q[13]_i_9/O
                         net (fo=2, routed)           0.500    11.329    man/regfile/M_reg_current_position_q[13]_i_9_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.328    11.657 r  man/regfile/M_reg_current_position_q[13]_i_2/O
                         net (fo=1, routed)           0.622    12.278    man/regfile/M_reg_current_position_q[13]_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.402 r  man/regfile/M_reg_current_position_q[13]_i_1/O
                         net (fo=7, routed)           1.262    13.664    man/regfile/M_alu16_out[13]
    SLICE_X64Y62         LUT5 (Prop_lut5_I1_O)        0.124    13.788 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.277    16.065    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    19.619 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    19.619    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.207ns  (logic 5.184ns (36.488%)  route 9.023ns (63.512%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=92, routed)          0.950     6.677    man/alu16/add/Q[2]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.801 r  man/alu16/add/M_temp_encoding_q[14]_i_8/O
                         net (fo=26, routed)          0.828     7.630    man/regfile/M_regfile_rb[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.754 r  man/regfile/M_temp_encoding_q[14]_i_6__0/O
                         net (fo=1, routed)           0.323     8.076    man/regfile/M_temp_encoding_q[14]_i_6__0_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.200 r  man/regfile/M_temp_encoding_q[14]_i_3__0/O
                         net (fo=2, routed)           0.303     8.503    man/sel_mux/M_regfile_rb_data[2]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  man/sel_mux/M_temp_encoding_q[14]_i_2__0/O
                         net (fo=51, routed)          1.372    10.000    man/regfile/M_alu16_b[2]
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.124    10.124 r  man/regfile/M_reg_current_position_q[13]_i_12/O
                         net (fo=5, routed)           0.568    10.691    man/regfile/M_reg_current_position_q[13]_i_12_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.815 r  man/regfile/M_reg_current_position_q[11]_i_7/O
                         net (fo=3, routed)           0.641    11.457    man/regfile/M_reg_current_position_q[11]_i_7_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.581 f  man/regfile/M_reg_current_position_q[10]_i_4/O
                         net (fo=1, routed)           0.666    12.246    man/regfile/M_reg_current_position_q[10]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.370 r  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=7, routed)           0.951    13.321    man/regfile/M_alu16_out[10]
    SLICE_X63Y64         LUT5 (Prop_lut5_I1_O)        0.124    13.445 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.421    15.866    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    19.416 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.416    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.194ns  (logic 5.004ns (35.254%)  route 9.190ns (64.746%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.625     5.209    man/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=93, routed)          2.197     7.924    man/M_phase_q[3]
    SLICE_X57Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.076 r  man/g0_b1/O
                         net (fo=1, routed)           1.078     9.154    man/M_man_seg_out[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.326     9.480 r  man/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.729    10.208    man/g0_b0__0_i_7_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.332 r  man/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.780    11.112    man/g0_b0__0_i_2_n_0
    SLICE_X56Y48         LUT5 (Prop_lut5_I1_O)        0.116    11.228 r  man/g0_b1__0/O
                         net (fo=1, routed)           4.407    15.635    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    19.403 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.403    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.434ns (65.820%)  route 0.745ns (34.180%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.329     2.003    man/regfile/M_test_mode_q
    SLICE_X64Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.048 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.464    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.712 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.712    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.436ns (65.310%)  route 0.763ns (34.690%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.352     2.026    man/regfile/M_test_mode_q
    SLICE_X63Y63         LUT5 (Prop_lut5_I0_O)        0.045     2.071 r  man/regfile/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.481    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.731 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.731    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.445ns (63.682%)  route 0.824ns (36.318%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.196     1.870    man/regfile/M_test_mode_q
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.915 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.628     2.543    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.802 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.802    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.428ns (62.378%)  route 0.862ns (37.622%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.422     2.096    man/regfile/M_test_mode_q
    SLICE_X64Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.141 r  man/regfile/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.580    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.823 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.823    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.388ns (59.822%)  route 0.932ns (40.178%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.436     2.110    man/regfile/M_test_mode_q
    SLICE_X63Y63         LUT5 (Prop_lut5_I0_O)        0.045     2.155 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.651    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.853 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.853    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.428ns (61.357%)  route 0.899ns (38.643%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.412     2.086    man/regfile/M_test_mode_q
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.131 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.618    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.860 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.860    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.436ns (59.780%)  route 0.966ns (40.220%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.311     1.984    man/regfile/M_test_mode_q
    SLICE_X63Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.029 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.656     2.685    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.936 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.936    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.440ns (58.290%)  route 1.030ns (41.710%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.417     2.091    man/regfile/M_test_mode_q
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.136 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.749    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.003 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.003    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.431ns (57.533%)  route 1.056ns (42.467%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.508     2.182    man/regfile/M_test_mode_q
    SLICE_X63Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.548     2.775    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.020 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.020    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.435ns (56.014%)  route 1.127ns (43.986%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  M_test_mode_q_reg/Q
                         net (fo=35, routed)          0.342     2.016    man/regfile/M_test_mode_q
    SLICE_X65Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.061 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.785     2.846    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     4.094 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.094    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 1.634ns (26.781%)  route 4.467ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.666     5.176    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.801     6.101    reset_cond/M_reset_cond_in
    SLICE_X55Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 1.634ns (27.383%)  route 4.333ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.666     5.176    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.667     5.967    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 1.634ns (27.383%)  route 4.333ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.666     5.176    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.667     5.967    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 1.634ns (27.383%)  route 4.333ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.666     5.176    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.667     5.967    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.501ns (37.019%)  route 2.553ns (62.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.553     4.054    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.510     4.914    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.502ns (39.577%)  route 2.293ns (60.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.293     3.795    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.444     4.848    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.559ns  (logic 1.489ns (41.836%)  route 2.070ns (58.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.070     3.559    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.510     4.914    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.073ns  (logic 1.492ns (48.557%)  route 1.581ns (51.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.581     3.073    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X63Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.499     4.903    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.260ns (28.315%)  route 0.658ns (71.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.658     0.918    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X63Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.854     2.044    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.257ns (23.618%)  route 0.830ns (76.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.830     1.087    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.864     2.054    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.270ns (22.303%)  route 0.939ns (77.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.939     1.209    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.268ns (20.415%)  route 1.046ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.046     1.315    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.864     2.054    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.322ns (14.411%)  route 1.915ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.946    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.237    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.322ns (14.411%)  route 1.915ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.946    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.237    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.322ns (14.411%)  route 1.915ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.946    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     2.237    reset_cond/M_reset_cond_in
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.322ns (14.040%)  route 1.974ns (85.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.946    reset_cond/rst_n_IBUF
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.305     2.296    reset_cond/M_reset_cond_in
    SLICE_X55Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





