

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               a89ae6a2f6217ce426980a959c61b9bf  /home/pli11/Desktop/re_test/megakv/search/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/search/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_searchP7selem_sPjP8bucket_sii : hostFun 0x0x40277b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_searchP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_searchP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402611, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402517, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmuP7selem_sPjP8bucket_sii : hostFun 0x0x4023ee, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmoP7selem_sPjP8bucket_sii : hostFun 0x0x402255, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmbP7selem_sPjP8bucket_sii : hostFun 0x0x4020bc, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc137ca1f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc137ca1f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc137ca1e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc137ca1e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc137ca1e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4020bc (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_search_nvmbP7selem_sPjP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (run.1.sm_70.ptx:40) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (run.1.sm_70.ptx:110) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (run.1.sm_70.ptx:60) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130 (run.1.sm_70.ptx:76) setp.eq.s32%p3, %r36, %r35;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (run.1.sm_70.ptx:90) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0 (run.1.sm_70.ptx:105) add.s32 %r34, %r34, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f0 (run.1.sm_70.ptx:107) @%p6 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (run.1.sm_70.ptx:110) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_search_nvmbP7selem_sPjP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_search_nvmbP7selem_sPjP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 282053
gpu_sim_insn = 17235968
gpu_ipc =      61.1090
gpu_tot_sim_cycle = 282053
gpu_tot_sim_insn = 17235968
gpu_tot_ipc =      61.1090
gpu_tot_issued_cta = 8
gpu_occupancy = 49.0492% 
gpu_tot_occupancy = 49.0492% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4391
partiton_level_parallism_total  =       1.4391
partiton_level_parallism_util =       2.0859
partiton_level_parallism_util_total  =       2.0859
L2_BW  =      52.1303 GB/Sec
L2_BW_total  =      52.1303 GB/Sec
gpu_total_sim_rate=23741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 55296, Miss = 51471, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 55296, Miss = 51522, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 55296, Miss = 51473, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55296, Miss = 51376, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 55296, Miss = 51520, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 55296, Miss = 51361, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 55296, Miss = 51566, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 55296, Miss = 51411, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 442368
	L1D_total_cache_misses = 411700
	L1D_total_cache_miss_rate = 0.9307
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.169
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 308571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70361
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 409600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 2962, 
gpgpu_n_tot_thrd_icount = 24264704
gpgpu_n_tot_w_icount = 758272
gpgpu_n_stall_shd_mem = 245760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373137
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3407872
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4872	W0_Idle:122277	W0_Scoreboard:7944903	W1:0	W2:0	W3:0	W4:245760	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:512512
single_issue_nums: WS0:189568	WS1:189568	WS2:189568	WS3:189568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2985096 {8:373137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14925480 {40:373137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 1092 
max_icnt2mem_latency = 26 
maxmrqlatency = 340 
max_icnt2sh_latency = 31 
averagemflatency = 440 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:199610 	38888 	2533 	4041 	13421 	16006 	8635 	2083 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121546 	183545 	100807 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	405905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	372131 	31372 	2319 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	415 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         4         7         7         6         7         7         8         8         6         7         3         4         4         4 
dram[1]:         4         4         5         4         7         5         5         5         8        14         4        10         4         4         4         4 
dram[2]:         4         4         7         8         4         7         4         7        16        31         7         6         4         4         4         4 
dram[3]:         4         4         4         4         4         6         7         7        11        14         8        13         4         4         4         4 
dram[4]:         4         4         7         5         4         6         3         4        16        16         6         7         4         4         4         4 
dram[5]:         4         4         6         4         6         4         5         6         8        16         8         9         4         3         4         4 
dram[6]:         4         3         4         4         8         7         4         5        16         8         9         8         4         4         3         4 
dram[7]:         4         4         3         5         4         7         7         6        16         8        15         4         4         4         4         3 
dram[8]:         2         4         4         4         5         4         5         6        13        16         7        12         4         4         4         4 
dram[9]:         4         4        11         5         4         8         7         6        16        12         5        11         4         4         4         4 
dram[10]:         2         4         7         8         7         5         6         6         8        15         5        13         4         4         4         4 
dram[11]:         4         4         6         6         7         8         4         8         8        16        16         5         4         4         4         4 
dram[12]:         4         4         5         4         5         5         5         4        14        16        16        10         4         4         4         4 
dram[13]:         3         4         4         8         6         6         8         6        16        13        13         6         4         4         4         4 
dram[14]:         3         5         4         6         5         6         5         8        16         9         8         4         4         4         4         4 
dram[15]:         4         4         4         4         5         5         4         4        16         8         6         8         4         4         4         4 
dram[16]:         4         4         4         4         6         6         6         7         8         8         8         5         4         4         4         4 
dram[17]:         4         4         4         4         6         4         7         4        11        12         6        13         4         4         4         4 
dram[18]:         4         4         5         4         4         8         4         4        16        13        10        11         6         3         4         4 
dram[19]:         4         5         4         6         6         5         5         6        15        16         6         8         4         4         4         4 
dram[20]:         4         4         4         8         5         4         4         5        16        16         7         6         3         4         4         4 
dram[21]:         4         4         4         4         5         5         6         6         8         8         8         4         4         4         4         4 
dram[22]:         4         4         4         5         4         6         5         4        12        15        14         7         4         4         4         4 
dram[23]:         4         4         4         8         8         4         6         5         9        16         8         6         4         4         4         4 
dram[24]:         4         4         4         8         7         6         5         4        10        16         4        16         4         4         4         3 
dram[25]:         4         4         7         5         6         4         8         5         8         9         8         8         4         4         4         4 
dram[26]:         3         4         8         4         6         7         6         4        16         8         8         8         5         4         4         4 
dram[27]:         4         4         6         4         5         7         4         7        11        16         8         7         4         4         4         4 
dram[28]:         3         4         5         7         7         6         7         6        10        16        10        14         4         4         4         4 
dram[29]:         4         4         7         4         7         5         4         4         8         8         8         5         4         4         4         4 
dram[30]:         4         4         4         4         4         7         8         6        10        16        10        16         3         4         4         4 
dram[31]:         4         4         5         4         5         5         5         4        13        12         8        14         3         7         4         4 
maximum service time to same row:
dram[0]:      8771      5997      7506      7333      8197      6441      6500      8212      7270      6832     10138     12985      5910      6489     10023      8341 
dram[1]:      5852     10259      8101      6103      8177      5843      6085      6349      5952      6617     10007      9275      7445      6603     12843      8340 
dram[2]:      6442      7976     10156      5943     14776      8072      9876      6688      7251     15706      6365      5880     12930     12086     10171      7980 
dram[3]:      8719      7232     10051      6109      7976      8233      7457      8100      8318      9867     11224      5844      8330      9192      6432      7390 
dram[4]:      7185     11051     10019      8233      9243      8088      8107     11809      7443      6539      8055      5888     16566      5872      7280      5884 
dram[5]:      8272      6529      5960      6426      7096      8404      9477     10186      7426      5860      6395     13841     11239     10930     11142      9287 
dram[6]:      8687     10563      8117      7799      5843      8044      8025      8367      6523      7166      8303      8365      8416     10139      9154      6728 
dram[7]:      6562      5862     10306      8055      5871      5959      6147     17773      8890      8763      6530      7449      9095      6186      7792     11026 
dram[8]:      7559      6379      6480      5870      6503     10167      6482      6514      5907      5948      6587      7550      9262      7401      8976      6995 
dram[9]:      7470      5847      9067      5844      5903      5848      7272     11135      7004      8588      7611      9496      7273      6353      8348      6669 
dram[10]:      6570      6491      7438      8362      6215      8526     10058      8059      5844      6098      7085      9842      8340      9871      8851      9425 
dram[11]:      7488      6237      7829      8228      7971      7903     10327      8788      6558      6434      8066      7870      7988      8305      9445      9248 
dram[12]:      5922     11432     11994     10018      8950      7270      5993     12447      6593      5883      7959      8024      7295      7811      8161      7794 
dram[13]:      6712      8799     10243      6546      6806      8148      7900     11464      8043      7266      9268      6301      8339      7426     12002      5960 
dram[14]:      8483      6368      7523      8032      5843      6065      6831      7429      7407      8180      8483      5895      5899      6393      5915      5894 
dram[15]:      6831     13187     11065      5956      6888      8429      6397      7558     10038      6420      8079      7576      5847     10338      7671      6688 
dram[16]:      7708      9342      7560      6483     12234      6672      8411      7779      6331      8151      5890      6452      5904      8561      8027      8095 
dram[17]:      7265      9258      9863      7213      9531      7285      7273      6421      5916      9119      8095      7510      7326      6575      6604      6539 
dram[18]:      7359      9265     11060     10195      6583      7440     10477     17732      5899      6223      8241     13245      5959      6542     13367      8856 
dram[19]:      7717      5912      7870     10026      9664      8248      5867      7460      8092      5934      5921      6718      7791      5924     12246      6002 
dram[20]:      7975      7487      8232      7870      9120      7083      6443      8342      6455      5944      7647      7541      8008      8233      5902      6973 
dram[21]:      7402      8108      9217      5848      9340     10204      6394     10090      6517      6383      8091      5896      6385      6527      9100      7481 
dram[22]:      9975      6985      5847      6805      6474      6552      7551      7352      8421      6217     12198      7374      5871      6105      8361      6419 
dram[23]:     10303     16415      5847      8294      9182      6145      7499      6715      6623      5894      5964      6599     10123      6860     10243      7069 
dram[24]:      6514      8043      5960      9804      6200      7876     10019      5892      5864      5919      9770      9347      8651      7667     10210      8481 
dram[25]:      8653     12134      6754      6688     10453      6480      7474      8130      5884      6757     10456     13015      7053     14059      7607      5942 
dram[26]:     10359      9578      8208      7575     10255      8340     10541      9067      9096      7235      8886      8554      8091      8720     11023      7222 
dram[27]:      8024      9328      8123      7301      7326      8619     10382      8679      8401      9249     12162      7354      5843     12781     11043     10272 
dram[28]:      8144      7520     10295      7241      8481      9963      8364      5906      7681     10190      5851      7310      6505      8459      8627      8160 
dram[29]:      5890      5902     11887      7054      7821     10218     14643      7303      5948      6971      8596      5867      7362     10042      9075      7828 
dram[30]:      6000     10827      5866     17395     17251      6593      5883      5891      7579      5946      5902      8718      8656      8016     10979      7545 
dram[31]:      7420      7016      9199      5876      6290      5915      5871      8019      9459      6533     10137      6539      7572      5932      9226      6801 
average row accesses per activate:
dram[0]:  1.199105  1.231959  1.214286  1.205021  1.298765  1.186046  1.195072  1.272727  1.365546  1.324561  1.212598  1.254005  1.184959  1.193622  1.199005  1.155462 
dram[1]:  1.178947  1.181609  1.271768  1.257683  1.177606  1.216061  1.296116  1.237069  1.354298  1.378076  1.236607  1.242553  1.197452  1.194175  1.189573  1.205543 
dram[2]:  1.227723  1.260870  1.227991  1.251670  1.218487  1.204819  1.162264  1.210317  1.418014  1.382831  1.277662  1.255914  1.235000  1.187500  1.212815  1.213429 
dram[3]:  1.204878  1.241379  1.169492  1.235431  1.185741  1.250620  1.219207  1.281596  1.355789  1.307856  1.238636  1.183398  1.162844  1.218509  1.264198  1.251232 
dram[4]:  1.216152  1.182222  1.158120  1.270142  1.214912  1.156000  1.207101  1.239180  1.336207  1.420935  1.228395  1.204589  1.245000  1.216920  1.192225  1.244019 
dram[5]:  1.223256  1.180952  1.190476  1.283293  1.210300  1.202335  1.197505  1.251337  1.356828  1.360656  1.245322  1.202822  1.188406  1.149789  1.238979  1.178571 
dram[6]:  1.211401  1.212435  1.265000  1.267241  1.220149  1.292621  1.219123  1.234513  1.418093  1.344398  1.256785  1.210309  1.284884  1.193059  1.216958  1.178197 
dram[7]:  1.232323  1.260204  1.170254  1.206413  1.195446  1.223529  1.284116  1.260000  1.389671  1.402844  1.224206  1.275938  1.233516  1.165049  1.233415  1.205811 
dram[8]:  1.189873  1.204396  1.252475  1.222222  1.195358  1.231504  1.203187  1.269690  1.344262  1.344195  1.210938  1.250000  1.191846  1.181208  1.181609  1.259843 
dram[9]:  1.227818  1.214286  1.274667  1.201535  1.195489  1.239560  1.271394  1.289216  1.438095  1.373650  1.245868  1.267094  1.225064  1.196305  1.192053  1.165354 
dram[10]:  1.122222  1.181176  1.274611  1.224742  1.319048  1.233766  1.224066  1.246253  1.345912  1.500000  1.262911  1.294979  1.232984  1.182033  1.210654  1.208845 
dram[11]:  1.200000  1.170732  1.267218  1.191919  1.218487  1.196617  1.240618  1.245536  1.386728  1.410959  1.311905  1.248945  1.196172  1.195011  1.187755  1.220588 
dram[12]:  1.184332  1.248649  1.309824  1.238512  1.237251  1.218624  1.195072  1.168000  1.366733  1.352201  1.243952  1.316326  1.208651  1.194581  1.228723  1.207824 
dram[13]:  1.231156  1.218962  1.227053  1.280397  1.210744  1.222222  1.233333  1.235043  1.388027  1.377574  1.240157  1.251073  1.286154  1.182448  1.266476  1.226277 
dram[14]:  1.225962  1.178723  1.252381  1.213333  1.234927  1.236052  1.150877  1.212982  1.422222  1.363057  1.231579  1.213389  1.216387  1.183856  1.226872  1.163636 
dram[15]:  1.173447  1.196030  1.242206  1.261468  1.192843  1.213992  1.238659  1.155235  1.449761  1.386364  1.213178  1.317618  1.154717  1.156436  1.210280  1.155303 
dram[16]:  1.230392  1.218509  1.245192  1.218884  1.221996  1.269767  1.280788  1.216981  1.382046  1.356994  1.284519  1.286064  1.190157  1.251295  1.212815  1.292754 
dram[17]:  1.182648  1.233415  1.223650  1.195789  1.236842  1.241379  1.215768  1.186722  1.360825  1.325397  1.239686  1.264706  1.238979  1.190275  1.201754  1.227513 
dram[18]:  1.218225  1.224299  1.250000  1.308357  1.157324  1.287305  1.216630  1.181102  1.301115  1.305816  1.260504  1.243802  1.159483  1.192771  1.215000  1.201900 
dram[19]:  1.232000  1.198294  1.219409  1.223427  1.171271  1.218341  1.249467  1.231102  1.352459  1.367432  1.280591  1.238189  1.182222  1.193814  1.264865  1.224299 
dram[20]:  1.208696  1.258856  1.149723  1.281174  1.204301  1.235043  1.219207  1.264574  1.367742  1.274766  1.234914  1.264646  1.177130  1.235732  1.180778  1.181435 
dram[21]:  1.172566  1.234501  1.175439  1.195699  1.211454  1.224000  1.211045  1.200000  1.315068  1.294798  1.194617  1.225610  1.290411  1.178649  1.202586  1.242054 
dram[22]:  1.202899  1.194444  1.213333  1.280423  1.190476  1.253731  1.192079  1.218487  1.425743  1.416040  1.312020  1.203704  1.210412  1.191209  1.200957  1.211823 
dram[23]:  1.184275  1.192214  1.219616  1.206496  1.208494  1.239741  1.176699  1.224299  1.406542  1.368421  1.337731  1.234086  1.193277  1.210526  1.288235  1.237852 
dram[24]:  1.271709  1.240506  1.215517  1.234568  1.204503  1.215139  1.201754  1.240275  1.460396  1.321083  1.222222  1.293303  1.164114  1.236908  1.277778  1.160643 
dram[25]:  1.224932  1.237443  1.239316  1.272251  1.235412  1.250564  1.286432  1.250000  1.344064  1.359026  1.283688  1.251092  1.147059  1.261838  1.219512  1.203426 
dram[26]:  1.193317  1.236641  1.262673  1.218391  1.245033  1.270208  1.335052  1.281553  1.350495  1.345455  1.381395  1.308612  1.265957  1.183288  1.206982  1.189409 
dram[27]:  1.213429  1.260759  1.190965  1.224771  1.172131  1.192547  1.287129  1.300000  1.330645  1.355372  1.277635  1.250526  1.195122  1.201005  1.204819  1.211401 
dram[28]:  1.190578  1.193396  1.335260  1.230068  1.234513  1.244542  1.261959  1.225941  1.349558  1.407229  1.210019  1.295405  1.199536  1.170940  1.152401  1.218673 
dram[29]:  1.202734  1.168628  1.243902  1.253275  1.231707  1.202532  1.176229  1.232323  1.340611  1.353982  1.256696  1.208421  1.168514  1.200472  1.195294  1.163180 
dram[30]:  1.208738  1.267045  1.196850  1.204969  1.148551  1.201597  1.203036  1.223881  1.494845  1.426724  1.270541  1.201646  1.203753  1.241706  1.192214  1.254144 
dram[31]:  1.282722  1.262500  1.194508  1.174905  1.218624  1.219712  1.234216  1.244344  1.359140  1.315385  1.195266  1.281938  1.206731  1.255220  1.164045  1.219373 
average row locality = 285257/229978 = 1.240366
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       536       478       544       576       526       612       582       588       522       476       544       470       576       518       482       550 
dram[1]:       560       514       482       532       610       636       534       574       518       488       482       512       558       486       502       522 
dram[2]:       496       464       544       562       580       600       616       610       486       468       526       512       486       472       530       506 
dram[3]:       494       468       552       530       632       504       584       578       516       488       460       548       492       470       512       508 
dram[4]:       512       532       542       536       554       578       612       544       492       510       532       572       490       552       552       520 
dram[5]:       526       496       600       530       564       618       576       468       488       536       528       596       486       538       534       528 
dram[6]:       510       468       506       588       654       508       612       558       452       520       530       522       434       542       488       562 
dram[7]:       488       494       598       602       630       624       574       504       464       464       538       506       444       586       502       498 
dram[8]:       470       548       506       594       618       516       604       532       528       532       534       476       488       522       514       480 
dram[9]:       512       544       478       626       636       564       520       526       476       508       532       514       470       510       540       592 
dram[10]:       606       502       492       594       554       570       590       582       514       466       466       526       464       486       500       492 
dram[11]:       558       576       460       590       580       566       562       558       478       490       486       520       492       520       582       498 
dram[12]:       514       462       520       566       558       602       582       584       554       524       538       444       468       482       462       494 
dram[13]:       490       540       508       516       586       594       592       578       498       474       544       518       402       508       442       504 
dram[14]:       510       554       526       546       594       576       656       598       448       514       520       522       572       526       556       576 
dram[15]:       548       482       518       550       600       590       628       640       478       482       568       466       604       580       518       610 
dram[16]:       502       474       518       568       600       546       520       516       534       522       528       454       524       470       530       446 
dram[17]:       518       502       476       568       564       540       586       572       532       540       552       480       528       554       548       464 
dram[18]:       508       524       540       454       640       578       556       600       572       568       514       530       530       490       486       506 
dram[19]:       462       562       578       564       636       558       586       570       532       534       542       550       524       572       468       524 
dram[20]:       556       462       622       524       560       578       584       564       508       554       508       548       516       492       516       560 
dram[21]:       530       458       536       556       550       612       614       582       544       544       512       538       460       534       558       508 
dram[22]:       498       516       546       484       650       588       602       580       448       444       434       520       544       528       502       492 
dram[23]:       482       490       572       520       626       574       606       524       474       496       436       530       560       478       438       484 
dram[24]:       454       490       564       500       642       610       548       542       462       562       478       460       526       490       460       578 
dram[25]:       452       542       580       486       614       554       512       550       540       542       464       494       582       446       500       562 
dram[26]:       500       486       548       530       564       550       518       528       554       538       480       468       462       434       484       584 
dram[27]:       506       498       580       534       572       576       520       494       532       528       432       516       582       472       500       510 
dram[28]:       556       506       462       540       558       570       554       586       482       456       570       520       512       540       552       496 
dram[29]:       528       596       510       574       606       570       574       610       486       484       484       516       520       504       508       556 
dram[30]:       498       446       608       582       634       602       634       574       452       534       548       520       444       518       490       454 
dram[31]:       490       404       522       618       602       594       606       550       504       556       534       510       494       536       518       428 
total dram reads = 271874
bank skew: 656/402 = 1.63
chip skew: 8862/8228 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0       128       128        96        96        28        24         0         0 
dram[1]:         0         0         0         0         0         0         0         0       128       128        96        96        24        24         0         0 
dram[2]:         0         0         0         0         0         0         0         0       128       128       104        96        32        12         0         0 
dram[3]:         0         0         0         0         0         0         0         0       128       128       100        92        36        16         0         0 
dram[4]:         0         0         0         0         0         0         0         0       128       128        92        88        32        36         0         0 
dram[5]:         0         0         0         0         0         0         0         0       128       128        92       104        24        28         0         0 
dram[6]:         0         0         0         0         0         0         0         0       128       128        96        92        32        32         0         0 
dram[7]:         0         0         0         0         0         0         0         0       128       128       100        96        20        32         0         0 
dram[8]:         0         0         0         0         0         0         0         0       128       128       104       100        36        24         0         0 
dram[9]:         0         0         0         0         0         0         0         0       128       128        92       100        36        32         0         0 
dram[10]:         0         0         0         0         0         0         0         0       128       128        96       108        28        32         0         0 
dram[11]:         0         0         0         0         0         0         0         0       128       128        92        96        32        28         0         0 
dram[12]:         0         0         0         0         0         0         0         0       128       124       100        96        28        12         0         0 
dram[13]:         0         0         0         0         0         0         0         0       128       128       104        92        40        16         0         0 
dram[14]:         0         0         0         0         0         0         0         0       128       128        92        88        28         8         4         0 
dram[15]:         0         0         0         0         0         0         0         0       128       128        88        92        32        16         0         0 
dram[16]:         0         0         0         0         0         0         0         0       128       128       104        96        32        28         0         0 
dram[17]:         0         0         0         0         0         0         0         0       128       128       100       100        24        36         0         0 
dram[18]:         0         0         0         0         0         0         0         0       128       128       104        96        32        20         0         0 
dram[19]:         0         0         0         0         0         0         0         0       128       124        92       100        32        28         0         0 
dram[20]:         0         0         0         0         0         0         0         0       128       128        92        96        36        24         0         0 
dram[21]:         0         0         0         0         0         0         0         0       128       128        92        92        44        28         0         0 
dram[22]:         0         0         0         0         0         0         0         0       128       124       100        92        32        32         0         0 
dram[23]:         0         0         0         0         0         0         0         0       128       128        92        92        32        20         0         0 
dram[24]:         0         0         0         0         0         0         0         0       128       124        96       112        24        24         0         0 
dram[25]:         0         0         0         0         0         0         0         0       128       128       100       100        12        28         0         0 
dram[26]:         0         0         0         0         0         0         0         0       128       128       120       100        32        20         0         0 
dram[27]:         0         0         0         0         0         0         0         0       128       128        92        96        24        24         0         0 
dram[28]:         0         0         0         0         0         0         0         0       128       128        88        96        20        32         0         0 
dram[29]:         0         0         0         0         0         0         0         0       128       128       100        88        28        20         0         0 
dram[30]:         0         0         0         0         0         0         0         0       128       128       104        88        20        24         0         0 
dram[31]:         0         0         0         0         0         0         0         0       128       128        96        96        32        20         0         0 
total dram writes = 16092
min_bank_accesses = 0!
chip skew: 528/476 = 1.11
average mf latency per bank:
dram[0]:        650       655       609       635       627       618       624       631       628       654       608       619       618       612       641       647
dram[1]:        644       645       630       623       632       621       612       598       640       645       612       606       596       620       632       651
dram[2]:        665       676       637       645       625       627       638       649       645       645       612       630       600       622       650       653
dram[3]:        681       664       654       641       625       605       625       632       638       665       628       615       608       612       645       636
dram[4]:        637       610       622       616       609       602       601       599       613       622       589       583       573       580       604       616
dram[5]:        653       644       631       634       626       614       626       616       645       634       621       606       608       610       644       625
dram[6]:        636       641       616       625       618       601       611       605       628       636       592       592       589       567       611       624
dram[7]:        632       646       629       628       614       622       595       612       645       642       601       585       615       604       625       641
dram[8]:        652       668       647       643       616       616       621       631       634       642       623       613       599       622       652       639
dram[9]:        652       634       646       646       606       612       611       631       632       648       614       603       603       598       632       623
dram[10]:        612       631       633       617       597       605       596       614       624       617       603       609       586       599       617       627
dram[11]:        622       614       601       613       607       607       606       601       624       626       586       594       596       576       611       621
dram[12]:        618       622       607       591       586       594       605       592       620       622       589       581       597       589       600       604
dram[13]:        645       643       630       629       603       622       619       611       649       648       619       613       599       617       641       630
dram[14]:        634       643       612       614       606       622       617       611       634       628       587       608       605       607       609       629
dram[15]:        616       609       598       611       606       585       588       594       620       624       578       572       581       587       600       621
dram[16]:        661       661       615       646       621       613       622       629       632       634       607       606       601       621       657       656
dram[17]:        638       638       627       636       612       614       613       618       630       640       609       603       610       602       626       652
dram[18]:        648       645       636       643       618       612       649       598       641       630       621       601       604       614       673       647
dram[19]:        649       643       631       612       598       613       647       614       641       643       597       595       600       583       661       638
dram[20]:        655       674       629       634       619       611       628       617       641       638       619       630       603       617       643       635
dram[21]:        642       664       626       633       630       608       615       625       632       641       608       610       590       622       634       645
dram[22]:        646       648       640       625       618       614       623       610       637       651       609       590       607       617       643       657
dram[23]:        632       641       615       621       600       604       616       610       634       636       620       592       601       599       622       622
dram[24]:        650       633       613       636       610       611       640       620       646       628       610       630       605       606       643       615
dram[25]:        635       623       610       623       616       602       612       603       618       618       596       591       610       585       633       613
dram[26]:        642       624       633       630       608       597       598       591       624       630       600       593       613       604       623       626
dram[27]:        669       659       618       635       614       619       605       638       629       640       601       615       618       583       619       639
dram[28]:        635       643       620       611       613       607       617       595       636       632       594       583       587       585       629       627
dram[29]:        642       651       633       640       609       625       624       608       642       628       624       597       605       599       634       646
dram[30]:        625       628       612       599       584       595       592       603       613       619       604       572       582       579       605       604
dram[31]:        633       645       640       619       611       619       628       619       639       633       608       602       583       606       617       638
maximum mf latency per bank:
dram[0]:        893       878       880       932       930       896       893       903       972       933       978       911       898       950       897       923
dram[1]:        925      1011       859       851       896       922       893       899       924       952       973       960       887       917       898       888
dram[2]:        878       895       900       922       911       898       891      1002       948      1071       944       949       912       876       909       958
dram[3]:        896       869       950       869       920       860       910       887       930       992      1092       954       869       900       929       852
dram[4]:        889       891       904       865       938       872       922       857       935       943       974       952       945       876       872       896
dram[5]:        919       901       925       873       866       878       897       883      1022       949       940       938       920       940       948       873
dram[6]:        899       874       874       895       903       889       899       907       961       958       902       943       883       902       892       891
dram[7]:        880       914      1000       863       886       897       931       877       958       941       896       930       887       900       933       870
dram[8]:        895       909       907       984       899       866       881       876       999       953       933       923       918       981       899       920
dram[9]:        951       941       891       903       898       866       906       966      1011       947       906      1000      1034       897       927       926
dram[10]:        945       900       901       865       874       886       876       900       943       882       980       918       929       893       872       914
dram[11]:        892       872       891       961       874       911       883       883       895       916       925       895       995       919       898       877
dram[12]:        991       880       931       864       889       868       927       868       976       951       912       908       945       862       908       892
dram[13]:        869       890       861       917       882       874       901       846       951       949       965       927       868       912       881       894
dram[14]:        931       891       900       932       904       893       932       880       986       946       892      1021       924       875       876       939
dram[15]:        919       905       877       883       966       883       876       878       938       925       935       955       904       886       847       975
dram[16]:        865       884       877       911       906       884       869       883       905       926       987       928       886       865       919       881
dram[17]:        967       876       875       913       868       888       901       880       944       944       944       925       909       909       875       907
dram[18]:        889       892       876       886       887       868       980       903       959       927       953      1018       893       889       927       904
dram[19]:        880       914       918       951       891       892       965       877       986       960       954       913       938       877       918       900
dram[20]:        921       897       887       904       937       882       906       887       973       980       926       950       880       935       889       862
dram[21]:        863       887       944       894       889       883       902       904       979       955       943       919       886       916       916       919
dram[22]:        881       920       876       976       862       909       899       848       925       979       937       973       860       962       865      1036
dram[23]:        880       895       895       930       920       930       900       923       943       976       957       920       916       872       867       869
dram[24]:        874       866       881       919       888       884       972       885       912       982      1022       939       965       874       950       889
dram[25]:        861       888       889       888       861       879       849       913       951       907       958       924       899       877       899       893
dram[26]:        877       854       896       865       931       932       856       852       966       976       943       931       935       987       881       852
dram[27]:        900       891       887       884       871       890       875       942       934       956       935       962       985       910       893       892
dram[28]:        937       915       860       888       889       868       895       867       925       947       953       966       872       856       884       906
dram[29]:        891       964       863       975       871      1000       921       913       971      1044       967       941       885       927       889       937
dram[30]:        892       913       907       872       888       893       875       911       922       995       929       938       876       894       875       862
dram[31]:        896       916       865       900       856       950       891       882       995       988       954       947       919       867       879       848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189414 n_act=7317 n_pre=7301 n_ref_event=0 n_req=8999 n_rd=8580 n_rd_L2_A=0 n_write=392 n_wr_bk=108 bw_util=0.04287
n_activity=126414 dram_eff=0.07183
bk0: 536a 198891i bk1: 478a 200804i bk2: 544a 199133i bk3: 576a 198069i bk4: 526a 200125i bk5: 612a 196817i bk6: 582a 197381i bk7: 588a 198189i bk8: 522a 197868i bk9: 476a 198304i bk10: 544a 196762i bk11: 470a 198680i bk12: 576a 197303i bk13: 518a 199069i bk14: 482a 200097i bk15: 550a 197953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186910
Row_Buffer_Locality_read = 0.166900
Row_Buffer_Locality_write = 0.596659
Bank_Level_Parallism = 2.323527
Bank_Level_Parallism_Col = 1.545094
Bank_Level_Parallism_Ready = 1.034582
write_to_read_ratio_blp_rw_average = 0.035044
GrpLevelPara = 1.389588 

BW Util details:
bwutil = 0.042873 
total_CMD = 211789 
util_bw = 9080 
Wasted_Col = 53616 
Wasted_Row = 32925 
Idle = 116168 

BW Util Bottlenecks: 
RCDc_limit = 76840 
RCDWRc_limit = 1440 
WTRc_limit = 3371 
RTWc_limit = 1818 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1892 
WTRc_limit_alone = 3214 
RTWc_limit_alone = 1761 

Commands details: 
total_CMD = 211789 
n_nop = 189414 
Read = 8580 
Write = 392 
L2_Alloc = 0 
L2_WB = 108 
n_act = 7317 
n_pre = 7301 
n_ref = 0 
n_req = 8999 
total_req = 9080 

Dual Bus Interface Util: 
issued_total_row = 14618 
issued_total_col = 9080 
Row_Bus_Util =  0.069022 
CoL_Bus_Util = 0.042873 
Either_Row_CoL_Bus_Util = 0.105648 
Issued_on_Two_Bus_Simul_Util = 0.006247 
issued_two_Eff = 0.059128 
queue_avg = 0.245560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.24556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189644 n_act=7209 n_pre=7193 n_ref_event=0 n_req=8922 n_rd=8510 n_rd_L2_A=0 n_write=384 n_wr_bk=112 bw_util=0.04252
n_activity=125107 dram_eff=0.07199
bk0: 560a 198188i bk1: 514a 199541i bk2: 482a 200991i bk3: 532a 199887i bk4: 610a 196776i bk5: 636a 196720i bk6: 534a 199988i bk7: 574a 198628i bk8: 518a 197634i bk9: 488a 198194i bk10: 482a 198740i bk11: 512a 197873i bk12: 558a 197938i bk13: 486a 199753i bk14: 502a 199715i bk15: 522a 198989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.191997
Row_Buffer_Locality_read = 0.171680
Row_Buffer_Locality_write = 0.611650
Bank_Level_Parallism = 2.297956
Bank_Level_Parallism_Col = 1.536207
Bank_Level_Parallism_Ready = 1.031312
write_to_read_ratio_blp_rw_average = 0.036312
GrpLevelPara = 1.386162 

BW Util details:
bwutil = 0.042523 
total_CMD = 211789 
util_bw = 9006 
Wasted_Col = 53316 
Wasted_Row = 32541 
Idle = 116926 

BW Util Bottlenecks: 
RCDc_limit = 75919 
RCDWRc_limit = 1378 
WTRc_limit = 2986 
RTWc_limit = 1996 
CCDLc_limit = 2095 
rwq = 0 
CCDLc_limit_alone = 1851 
WTRc_limit_alone = 2814 
RTWc_limit_alone = 1924 

Commands details: 
total_CMD = 211789 
n_nop = 189644 
Read = 8510 
Write = 384 
L2_Alloc = 0 
L2_WB = 112 
n_act = 7209 
n_pre = 7193 
n_ref = 0 
n_req = 8922 
total_req = 9006 

Dual Bus Interface Util: 
issued_total_row = 14402 
issued_total_col = 9006 
Row_Bus_Util =  0.068002 
CoL_Bus_Util = 0.042523 
Either_Row_CoL_Bus_Util = 0.104562 
Issued_on_Two_Bus_Simul_Util = 0.005963 
issued_two_Eff = 0.057033 
queue_avg = 0.248375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.248375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189925 n_act=7134 n_pre=7118 n_ref_event=0 n_req=8883 n_rd=8458 n_rd_L2_A=0 n_write=400 n_wr_bk=100 bw_util=0.0423
n_activity=121379 dram_eff=0.0738
bk0: 496a 200017i bk1: 464a 201157i bk2: 544a 198807i bk3: 562a 198717i bk4: 580a 198380i bk5: 600a 197177i bk6: 616a 195831i bk7: 610a 196643i bk8: 486a 198920i bk9: 468a 198879i bk10: 526a 197477i bk11: 512a 197677i bk12: 486a 200203i bk13: 472a 200137i bk14: 530a 199118i bk15: 506a 199614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.196893
Row_Buffer_Locality_read = 0.175810
Row_Buffer_Locality_write = 0.616471
Bank_Level_Parallism = 2.388681
Bank_Level_Parallism_Col = 1.571728
Bank_Level_Parallism_Ready = 1.036615
write_to_read_ratio_blp_rw_average = 0.037027
GrpLevelPara = 1.411527 

BW Util details:
bwutil = 0.042297 
total_CMD = 211789 
util_bw = 8958 
Wasted_Col = 51278 
Wasted_Row = 31343 
Idle = 120210 

BW Util Bottlenecks: 
RCDc_limit = 74503 
RCDWRc_limit = 1425 
WTRc_limit = 3223 
RTWc_limit = 1857 
CCDLc_limit = 2115 
rwq = 0 
CCDLc_limit_alone = 1909 
WTRc_limit_alone = 3074 
RTWc_limit_alone = 1800 

Commands details: 
total_CMD = 211789 
n_nop = 189925 
Read = 8458 
Write = 400 
L2_Alloc = 0 
L2_WB = 100 
n_act = 7134 
n_pre = 7118 
n_ref = 0 
n_req = 8883 
total_req = 8958 

Dual Bus Interface Util: 
issued_total_row = 14252 
issued_total_col = 8958 
Row_Bus_Util =  0.067293 
CoL_Bus_Util = 0.042297 
Either_Row_CoL_Bus_Util = 0.103235 
Issued_on_Two_Bus_Simul_Util = 0.006355 
issued_two_Eff = 0.061562 
queue_avg = 0.262950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.26295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190058 n_act=7094 n_pre=7078 n_ref_event=0 n_req=8761 n_rd=8336 n_rd_L2_A=0 n_write=400 n_wr_bk=100 bw_util=0.04172
n_activity=121149 dram_eff=0.07293
bk0: 494a 199713i bk1: 468a 200987i bk2: 552a 198320i bk3: 530a 199474i bk4: 632a 195901i bk5: 504a 200242i bk6: 584a 198057i bk7: 578a 198677i bk8: 516a 197702i bk9: 488a 197524i bk10: 460a 198745i bk11: 548a 196007i bk12: 492a 199232i bk13: 470a 200717i bk14: 512a 200137i bk15: 508a 200204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190275
Row_Buffer_Locality_read = 0.171185
Row_Buffer_Locality_write = 0.564706
Bank_Level_Parallism = 2.352635
Bank_Level_Parallism_Col = 1.551116
Bank_Level_Parallism_Ready = 1.032141
write_to_read_ratio_blp_rw_average = 0.037391
GrpLevelPara = 1.395551 

BW Util details:
bwutil = 0.041721 
total_CMD = 211789 
util_bw = 8836 
Wasted_Col = 51701 
Wasted_Row = 31167 
Idle = 120085 

BW Util Bottlenecks: 
RCDc_limit = 74126 
RCDWRc_limit = 1603 
WTRc_limit = 3519 
RTWc_limit = 1960 
CCDLc_limit = 2040 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 3376 
RTWc_limit_alone = 1908 

Commands details: 
total_CMD = 211789 
n_nop = 190058 
Read = 8336 
Write = 400 
L2_Alloc = 0 
L2_WB = 100 
n_act = 7094 
n_pre = 7078 
n_ref = 0 
n_req = 8761 
total_req = 8836 

Dual Bus Interface Util: 
issued_total_row = 14172 
issued_total_col = 8836 
Row_Bus_Util =  0.066916 
CoL_Bus_Util = 0.041721 
Either_Row_CoL_Bus_Util = 0.102607 
Issued_on_Two_Bus_Simul_Util = 0.006030 
issued_two_Eff = 0.058764 
queue_avg = 0.235007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.235007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189128 n_act=7327 n_pre=7311 n_ref_event=0 n_req=9026 n_rd=8630 n_rd_L2_A=0 n_write=360 n_wr_bk=144 bw_util=0.04313
n_activity=130886 dram_eff=0.06979
bk0: 512a 199672i bk1: 532a 199338i bk2: 542a 198743i bk3: 536a 199770i bk4: 554a 198970i bk5: 578a 197598i bk6: 612a 197513i bk7: 544a 199438i bk8: 492a 198511i bk9: 510a 198860i bk10: 532a 197450i bk11: 572a 196622i bk12: 490a 200538i bk13: 552a 198705i bk14: 552a 198690i bk15: 520a 199878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.188234
Row_Buffer_Locality_read = 0.166976
Row_Buffer_Locality_write = 0.651515
Bank_Level_Parallism = 2.181524
Bank_Level_Parallism_Col = 1.495055
Bank_Level_Parallism_Ready = 1.039961
write_to_read_ratio_blp_rw_average = 0.031945
GrpLevelPara = 1.358974 

BW Util details:
bwutil = 0.043128 
total_CMD = 211789 
util_bw = 9134 
Wasted_Col = 56074 
Wasted_Row = 34426 
Idle = 112155 

BW Util Bottlenecks: 
RCDc_limit = 78043 
RCDWRc_limit = 1190 
WTRc_limit = 2984 
RTWc_limit = 1747 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1722 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 1690 

Commands details: 
total_CMD = 211789 
n_nop = 189128 
Read = 8630 
Write = 360 
L2_Alloc = 0 
L2_WB = 144 
n_act = 7327 
n_pre = 7311 
n_ref = 0 
n_req = 9026 
total_req = 9134 

Dual Bus Interface Util: 
issued_total_row = 14638 
issued_total_col = 9134 
Row_Bus_Util =  0.069116 
CoL_Bus_Util = 0.043128 
Either_Row_CoL_Bus_Util = 0.106998 
Issued_on_Two_Bus_Simul_Util = 0.005246 
issued_two_Eff = 0.049027 
queue_avg = 0.190827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.190827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189308 n_act=7359 n_pre=7343 n_ref_event=0 n_req=9038 n_rd=8612 n_rd_L2_A=0 n_write=400 n_wr_bk=104 bw_util=0.04304
n_activity=125800 dram_eff=0.07246
bk0: 526a 199105i bk1: 496a 199817i bk2: 600a 197281i bk3: 530a 200158i bk4: 564a 198169i bk5: 618a 196733i bk6: 576a 197749i bk7: 468a 201108i bk8: 488a 198272i bk9: 536a 197325i bk10: 528a 197052i bk11: 596a 195066i bk12: 486a 199540i bk13: 538a 197935i bk14: 534a 199356i bk15: 528a 198795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185771
Row_Buffer_Locality_read = 0.166047
Row_Buffer_Locality_write = 0.584507
Bank_Level_Parallism = 2.331396
Bank_Level_Parallism_Col = 1.545175
Bank_Level_Parallism_Ready = 1.033129
write_to_read_ratio_blp_rw_average = 0.036907
GrpLevelPara = 1.385342 

BW Util details:
bwutil = 0.043043 
total_CMD = 211789 
util_bw = 9116 
Wasted_Col = 54167 
Wasted_Row = 32883 
Idle = 115623 

BW Util Bottlenecks: 
RCDc_limit = 77272 
RCDWRc_limit = 1515 
WTRc_limit = 3135 
RTWc_limit = 2259 
CCDLc_limit = 2196 
rwq = 0 
CCDLc_limit_alone = 1955 
WTRc_limit_alone = 2975 
RTWc_limit_alone = 2178 

Commands details: 
total_CMD = 211789 
n_nop = 189308 
Read = 8612 
Write = 400 
L2_Alloc = 0 
L2_WB = 104 
n_act = 7359 
n_pre = 7343 
n_ref = 0 
n_req = 9038 
total_req = 9116 

Dual Bus Interface Util: 
issued_total_row = 14702 
issued_total_col = 9116 
Row_Bus_Util =  0.069418 
CoL_Bus_Util = 0.043043 
Either_Row_CoL_Bus_Util = 0.106148 
Issued_on_Two_Bus_Simul_Util = 0.006313 
issued_two_Eff = 0.059472 
queue_avg = 0.257922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.257922
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189806 n_act=7092 n_pre=7076 n_ref_event=0 n_req=8863 n_rd=8454 n_rd_L2_A=0 n_write=376 n_wr_bk=132 bw_util=0.04232
n_activity=125822 dram_eff=0.07123
bk0: 510a 199564i bk1: 468a 200769i bk2: 506a 200349i bk3: 588a 198209i bk4: 654a 196330i bk5: 508a 200786i bk6: 612a 197079i bk7: 558a 199043i bk8: 452a 199821i bk9: 520a 197411i bk10: 530a 197806i bk11: 522a 197027i bk12: 434a 201920i bk13: 542a 198873i bk14: 488a 200526i bk15: 562a 198339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199819
Row_Buffer_Locality_read = 0.176366
Row_Buffer_Locality_write = 0.684597
Bank_Level_Parallism = 2.258465
Bank_Level_Parallism_Col = 1.513465
Bank_Level_Parallism_Ready = 1.034814
write_to_read_ratio_blp_rw_average = 0.033395
GrpLevelPara = 1.368111 

BW Util details:
bwutil = 0.042316 
total_CMD = 211789 
util_bw = 8962 
Wasted_Col = 53487 
Wasted_Row = 32144 
Idle = 117196 

BW Util Bottlenecks: 
RCDc_limit = 75240 
RCDWRc_limit = 1113 
WTRc_limit = 2915 
RTWc_limit = 1889 
CCDLc_limit = 2044 
rwq = 0 
CCDLc_limit_alone = 1797 
WTRc_limit_alone = 2742 
RTWc_limit_alone = 1815 

Commands details: 
total_CMD = 211789 
n_nop = 189806 
Read = 8454 
Write = 376 
L2_Alloc = 0 
L2_WB = 132 
n_act = 7092 
n_pre = 7076 
n_ref = 0 
n_req = 8863 
total_req = 8962 

Dual Bus Interface Util: 
issued_total_row = 14168 
issued_total_col = 8962 
Row_Bus_Util =  0.066897 
CoL_Bus_Util = 0.042316 
Either_Row_CoL_Bus_Util = 0.103797 
Issued_on_Two_Bus_Simul_Util = 0.005416 
issued_two_Eff = 0.052177 
queue_avg = 0.234087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.234087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189621 n_act=7186 n_pre=7170 n_ref_event=0 n_req=8942 n_rd=8516 n_rd_L2_A=0 n_write=400 n_wr_bk=104 bw_util=0.04259
n_activity=125440 dram_eff=0.07191
bk0: 488a 200554i bk1: 494a 200600i bk2: 598a 197114i bk3: 602a 197249i bk4: 630a 196752i bk5: 624a 196969i bk6: 574a 199162i bk7: 504a 200567i bk8: 464a 199159i bk9: 464a 199267i bk10: 538a 196757i bk11: 506a 198623i bk12: 444a 201341i bk13: 586a 196758i bk14: 502a 200198i bk15: 498a 199866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.196377
Row_Buffer_Locality_read = 0.175669
Row_Buffer_Locality_write = 0.610329
Bank_Level_Parallism = 2.281252
Bank_Level_Parallism_Col = 1.523348
Bank_Level_Parallism_Ready = 1.038470
write_to_read_ratio_blp_rw_average = 0.036611
GrpLevelPara = 1.378870 

BW Util details:
bwutil = 0.042590 
total_CMD = 211789 
util_bw = 9020 
Wasted_Col = 53580 
Wasted_Row = 32361 
Idle = 116828 

BW Util Bottlenecks: 
RCDc_limit = 75783 
RCDWRc_limit = 1417 
WTRc_limit = 2719 
RTWc_limit = 1772 
CCDLc_limit = 2054 
rwq = 0 
CCDLc_limit_alone = 1828 
WTRc_limit_alone = 2557 
RTWc_limit_alone = 1708 

Commands details: 
total_CMD = 211789 
n_nop = 189621 
Read = 8516 
Write = 400 
L2_Alloc = 0 
L2_WB = 104 
n_act = 7186 
n_pre = 7170 
n_ref = 0 
n_req = 8942 
total_req = 9020 

Dual Bus Interface Util: 
issued_total_row = 14356 
issued_total_col = 9020 
Row_Bus_Util =  0.067784 
CoL_Bus_Util = 0.042590 
Either_Row_CoL_Bus_Util = 0.104670 
Issued_on_Two_Bus_Simul_Util = 0.005704 
issued_two_Eff = 0.054493 
queue_avg = 0.223657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.223657
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189686 n_act=7212 n_pre=7196 n_ref_event=0 n_req=8898 n_rd=8462 n_rd_L2_A=0 n_write=408 n_wr_bk=112 bw_util=0.04241
n_activity=124780 dram_eff=0.07198
bk0: 470a 200419i bk1: 548a 198500i bk2: 506a 200055i bk3: 594a 197794i bk4: 618a 196932i bk5: 516a 199806i bk6: 604a 197219i bk7: 532a 199665i bk8: 528a 197701i bk9: 532a 197022i bk10: 534a 196656i bk11: 476a 198235i bk12: 488a 199736i bk13: 522a 198749i bk14: 514a 199146i bk15: 480a 200833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.189481
Row_Buffer_Locality_read = 0.168873
Row_Buffer_Locality_write = 0.589450
Bank_Level_Parallism = 2.308407
Bank_Level_Parallism_Col = 1.539513
Bank_Level_Parallism_Ready = 1.037185
write_to_read_ratio_blp_rw_average = 0.039319
GrpLevelPara = 1.385690 

BW Util details:
bwutil = 0.042410 
total_CMD = 211789 
util_bw = 8982 
Wasted_Col = 53228 
Wasted_Row = 32684 
Idle = 116895 

BW Util Bottlenecks: 
RCDc_limit = 75626 
RCDWRc_limit = 1550 
WTRc_limit = 3331 
RTWc_limit = 2134 
CCDLc_limit = 2166 
rwq = 0 
CCDLc_limit_alone = 1928 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 2062 

Commands details: 
total_CMD = 211789 
n_nop = 189686 
Read = 8462 
Write = 408 
L2_Alloc = 0 
L2_WB = 112 
n_act = 7212 
n_pre = 7196 
n_ref = 0 
n_req = 8898 
total_req = 8982 

Dual Bus Interface Util: 
issued_total_row = 14408 
issued_total_col = 8982 
Row_Bus_Util =  0.068030 
CoL_Bus_Util = 0.042410 
Either_Row_CoL_Bus_Util = 0.104363 
Issued_on_Two_Bus_Simul_Util = 0.006077 
issued_two_Eff = 0.058227 
queue_avg = 0.258644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.258644
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189630 n_act=7185 n_pre=7169 n_ref_event=0 n_req=8971 n_rd=8548 n_rd_L2_A=0 n_write=392 n_wr_bk=124 bw_util=0.0428
n_activity=125347 dram_eff=0.07231
bk0: 512a 199702i bk1: 544a 199217i bk2: 478a 201164i bk3: 626a 196305i bk4: 636a 196393i bk5: 564a 198812i bk6: 520a 200125i bk7: 526a 199647i bk8: 476a 199530i bk9: 508a 198019i bk10: 532a 197206i bk11: 514a 197922i bk12: 470a 200134i bk13: 510a 199269i bk14: 540a 198644i bk15: 592a 197211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199086
Row_Buffer_Locality_read = 0.178287
Row_Buffer_Locality_write = 0.619385
Bank_Level_Parallism = 2.315906
Bank_Level_Parallism_Col = 1.550599
Bank_Level_Parallism_Ready = 1.040490
write_to_read_ratio_blp_rw_average = 0.037908
GrpLevelPara = 1.389542 

BW Util details:
bwutil = 0.042797 
total_CMD = 211789 
util_bw = 9064 
Wasted_Col = 52797 
Wasted_Row = 32398 
Idle = 117530 

BW Util Bottlenecks: 
RCDc_limit = 75451 
RCDWRc_limit = 1369 
WTRc_limit = 2877 
RTWc_limit = 2140 
CCDLc_limit = 2172 
rwq = 0 
CCDLc_limit_alone = 1937 
WTRc_limit_alone = 2724 
RTWc_limit_alone = 2058 

Commands details: 
total_CMD = 211789 
n_nop = 189630 
Read = 8548 
Write = 392 
L2_Alloc = 0 
L2_WB = 124 
n_act = 7185 
n_pre = 7169 
n_ref = 0 
n_req = 8971 
total_req = 9064 

Dual Bus Interface Util: 
issued_total_row = 14354 
issued_total_col = 9064 
Row_Bus_Util =  0.067775 
CoL_Bus_Util = 0.042797 
Either_Row_CoL_Bus_Util = 0.104628 
Issued_on_Two_Bus_Simul_Util = 0.005945 
issued_two_Eff = 0.056817 
queue_avg = 0.237208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.237208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189807 n_act=7069 n_pre=7053 n_ref_event=0 n_req=8846 n_rd=8404 n_rd_L2_A=0 n_write=416 n_wr_bk=104 bw_util=0.04214
n_activity=128801 dram_eff=0.06929
bk0: 606a 196581i bk1: 502a 199903i bk2: 492a 201103i bk3: 594a 197948i bk4: 554a 199986i bk5: 570a 198770i bk6: 590a 198012i bk7: 582a 198354i bk8: 514a 198065i bk9: 466a 200398i bk10: 466a 199256i bk11: 526a 197979i bk12: 464a 200984i bk13: 486a 199709i bk14: 500a 200180i bk15: 492a 200539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200882
Row_Buffer_Locality_read = 0.177297
Row_Buffer_Locality_write = 0.649321
Bank_Level_Parallism = 2.164118
Bank_Level_Parallism_Col = 1.483014
Bank_Level_Parallism_Ready = 1.043254
write_to_read_ratio_blp_rw_average = 0.029919
GrpLevelPara = 1.347113 

BW Util details:
bwutil = 0.042136 
total_CMD = 211789 
util_bw = 8924 
Wasted_Col = 54133 
Wasted_Row = 33843 
Idle = 114889 

BW Util Bottlenecks: 
RCDc_limit = 74975 
RCDWRc_limit = 1351 
WTRc_limit = 3125 
RTWc_limit = 1187 
CCDLc_limit = 1942 
rwq = 0 
CCDLc_limit_alone = 1727 
WTRc_limit_alone = 2938 
RTWc_limit_alone = 1159 

Commands details: 
total_CMD = 211789 
n_nop = 189807 
Read = 8404 
Write = 416 
L2_Alloc = 0 
L2_WB = 104 
n_act = 7069 
n_pre = 7053 
n_ref = 0 
n_req = 8846 
total_req = 8924 

Dual Bus Interface Util: 
issued_total_row = 14122 
issued_total_col = 8924 
Row_Bus_Util =  0.066680 
CoL_Bus_Util = 0.042136 
Either_Row_CoL_Bus_Util = 0.103792 
Issued_on_Two_Bus_Simul_Util = 0.005024 
issued_two_Eff = 0.048403 
queue_avg = 0.184160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.18416
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189524 n_act=7191 n_pre=7175 n_ref_event=0 n_req=8924 n_rd=8516 n_rd_L2_A=0 n_write=376 n_wr_bk=128 bw_util=0.04259
n_activity=130007 dram_eff=0.06938
bk0: 558a 198703i bk1: 576a 197719i bk2: 460a 201670i bk3: 590a 197746i bk4: 580a 198166i bk5: 566a 198146i bk6: 562a 199041i bk7: 558a 199004i bk8: 478a 199125i bk9: 490a 199241i bk10: 486a 199488i bk11: 520a 198081i bk12: 492a 199343i bk13: 520a 199273i bk14: 582a 197978i bk15: 498a 200326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194195
Row_Buffer_Locality_read = 0.170972
Row_Buffer_Locality_write = 0.678922
Bank_Level_Parallism = 2.174774
Bank_Level_Parallism_Col = 1.484416
Bank_Level_Parallism_Ready = 1.033149
write_to_read_ratio_blp_rw_average = 0.031493
GrpLevelPara = 1.346393 

BW Util details:
bwutil = 0.042590 
total_CMD = 211789 
util_bw = 9020 
Wasted_Col = 55283 
Wasted_Row = 34327 
Idle = 113159 

BW Util Bottlenecks: 
RCDc_limit = 76745 
RCDWRc_limit = 1128 
WTRc_limit = 2655 
RTWc_limit = 1583 
CCDLc_limit = 1921 
rwq = 0 
CCDLc_limit_alone = 1742 
WTRc_limit_alone = 2529 
RTWc_limit_alone = 1530 

Commands details: 
total_CMD = 211789 
n_nop = 189524 
Read = 8516 
Write = 376 
L2_Alloc = 0 
L2_WB = 128 
n_act = 7191 
n_pre = 7175 
n_ref = 0 
n_req = 8924 
total_req = 9020 

Dual Bus Interface Util: 
issued_total_row = 14366 
issued_total_col = 9020 
Row_Bus_Util =  0.067832 
CoL_Bus_Util = 0.042590 
Either_Row_CoL_Bus_Util = 0.105128 
Issued_on_Two_Bus_Simul_Util = 0.005293 
issued_two_Eff = 0.050348 
queue_avg = 0.198778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.198778
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189918 n_act=7038 n_pre=7022 n_ref_event=0 n_req=8764 n_rd=8354 n_rd_L2_A=0 n_write=384 n_wr_bk=104 bw_util=0.04175
n_activity=129592 dram_eff=0.06823
bk0: 514a 199630i bk1: 462a 201496i bk2: 520a 200514i bk3: 566a 199063i bk4: 558a 199190i bk5: 602a 197962i bk6: 582a 197794i bk7: 584a 197631i bk8: 554a 197120i bk9: 524a 197966i bk10: 538a 197543i bk11: 444a 200482i bk12: 468a 200418i bk13: 482a 200527i bk14: 462a 201447i bk15: 494a 200293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.196942
Row_Buffer_Locality_read = 0.172133
Row_Buffer_Locality_write = 0.702439
Bank_Level_Parallism = 2.130306
Bank_Level_Parallism_Col = 1.460685
Bank_Level_Parallism_Ready = 1.030875
write_to_read_ratio_blp_rw_average = 0.028246
GrpLevelPara = 1.332445 

BW Util details:
bwutil = 0.041749 
total_CMD = 211789 
util_bw = 8842 
Wasted_Col = 54850 
Wasted_Row = 34093 
Idle = 114004 

BW Util Bottlenecks: 
RCDc_limit = 75569 
RCDWRc_limit = 1064 
WTRc_limit = 2388 
RTWc_limit = 1250 
CCDLc_limit = 1916 
rwq = 0 
CCDLc_limit_alone = 1715 
WTRc_limit_alone = 2220 
RTWc_limit_alone = 1217 

Commands details: 
total_CMD = 211789 
n_nop = 189918 
Read = 8354 
Write = 384 
L2_Alloc = 0 
L2_WB = 104 
n_act = 7038 
n_pre = 7022 
n_ref = 0 
n_req = 8764 
total_req = 8842 

Dual Bus Interface Util: 
issued_total_row = 14060 
issued_total_col = 8842 
Row_Bus_Util =  0.066387 
CoL_Bus_Util = 0.041749 
Either_Row_CoL_Bus_Util = 0.103268 
Issued_on_Two_Bus_Simul_Util = 0.004868 
issued_two_Eff = 0.047140 
queue_avg = 0.190137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.190137
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190276 n_act=6957 n_pre=6941 n_ref_event=0 n_req=8721 n_rd=8294 n_rd_L2_A=0 n_write=400 n_wr_bk=108 bw_util=0.04156
n_activity=124508 dram_eff=0.07069
bk0: 490a 200574i bk1: 540a 199072i bk2: 508a 200195i bk3: 516a 200292i bk4: 586a 197840i bk5: 594a 197758i bk6: 592a 198193i bk7: 578a 198247i bk8: 498a 198428i bk9: 474a 198539i bk10: 544a 196706i bk11: 518a 198037i bk12: 402a 202458i bk13: 508a 198831i bk14: 442a 201693i bk15: 504a 200121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202385
Row_Buffer_Locality_read = 0.179286
Row_Buffer_Locality_write = 0.651054
Bank_Level_Parallism = 2.249249
Bank_Level_Parallism_Col = 1.519113
Bank_Level_Parallism_Ready = 1.041922
write_to_read_ratio_blp_rw_average = 0.033432
GrpLevelPara = 1.374518 

BW Util details:
bwutil = 0.041560 
total_CMD = 211789 
util_bw = 8802 
Wasted_Col = 52083 
Wasted_Row = 32640 
Idle = 118264 

BW Util Bottlenecks: 
RCDc_limit = 73539 
RCDWRc_limit = 1299 
WTRc_limit = 2930 
RTWc_limit = 1511 
CCDLc_limit = 2013 
rwq = 0 
CCDLc_limit_alone = 1794 
WTRc_limit_alone = 2755 
RTWc_limit_alone = 1467 

Commands details: 
total_CMD = 211789 
n_nop = 190276 
Read = 8294 
Write = 400 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6957 
n_pre = 6941 
n_ref = 0 
n_req = 8721 
total_req = 8802 

Dual Bus Interface Util: 
issued_total_row = 13898 
issued_total_col = 8802 
Row_Bus_Util =  0.065622 
CoL_Bus_Util = 0.041560 
Either_Row_CoL_Bus_Util = 0.101578 
Issued_on_Two_Bus_Simul_Util = 0.005605 
issued_two_Eff = 0.055176 
queue_avg = 0.232042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.232042
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=188855 n_act=7466 n_pre=7450 n_ref_event=0 n_req=9183 n_rd=8794 n_rd_L2_A=0 n_write=360 n_wr_bk=116 bw_util=0.04377
n_activity=130699 dram_eff=0.07093
bk0: 510a 199860i bk1: 554a 198313i bk2: 526a 199954i bk3: 546a 198881i bk4: 594a 198152i bk5: 576a 198529i bk6: 656a 195243i bk7: 598a 197620i bk8: 448a 199734i bk9: 514a 198035i bk10: 520a 197979i bk11: 522a 197403i bk12: 572a 197842i bk13: 526a 199011i bk14: 556a 199113i bk15: 576a 197504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186976
Row_Buffer_Locality_read = 0.167842
Row_Buffer_Locality_write = 0.619537
Bank_Level_Parallism = 2.259558
Bank_Level_Parallism_Col = 1.515563
Bank_Level_Parallism_Ready = 1.042503
write_to_read_ratio_blp_rw_average = 0.031068
GrpLevelPara = 1.373706 

BW Util details:
bwutil = 0.043770 
total_CMD = 211789 
util_bw = 9270 
Wasted_Col = 56016 
Wasted_Row = 34129 
Idle = 112374 

BW Util Bottlenecks: 
RCDc_limit = 79025 
RCDWRc_limit = 1285 
WTRc_limit = 2841 
RTWc_limit = 1692 
CCDLc_limit = 2010 
rwq = 0 
CCDLc_limit_alone = 1796 
WTRc_limit_alone = 2694 
RTWc_limit_alone = 1625 

Commands details: 
total_CMD = 211789 
n_nop = 188855 
Read = 8794 
Write = 360 
L2_Alloc = 0 
L2_WB = 116 
n_act = 7466 
n_pre = 7450 
n_ref = 0 
n_req = 9183 
total_req = 9270 

Dual Bus Interface Util: 
issued_total_row = 14916 
issued_total_col = 9270 
Row_Bus_Util =  0.070429 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.108287 
Issued_on_Two_Bus_Simul_Util = 0.005912 
issued_two_Eff = 0.054591 
queue_avg = 0.214912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.214912
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=188527 n_act=7542 n_pre=7526 n_ref_event=0 n_req=9253 n_rd=8862 n_rd_L2_A=0 n_write=360 n_wr_bk=124 bw_util=0.04413
n_activity=132056 dram_eff=0.07077
bk0: 548a 198496i bk1: 482a 200654i bk2: 518a 199979i bk3: 550a 199468i bk4: 600a 197291i bk5: 590a 198244i bk6: 628a 197131i bk7: 640a 195823i bk8: 478a 199645i bk9: 482a 199083i bk10: 568a 196414i bk11: 466a 199966i bk12: 604a 196759i bk13: 580a 197241i bk14: 518a 199867i bk15: 610a 196515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185021
Row_Buffer_Locality_read = 0.163281
Row_Buffer_Locality_write = 0.677749
Bank_Level_Parallism = 2.233312
Bank_Level_Parallism_Col = 1.505591
Bank_Level_Parallism_Ready = 1.030708
write_to_read_ratio_blp_rw_average = 0.033249
GrpLevelPara = 1.361010 

BW Util details:
bwutil = 0.044129 
total_CMD = 211789 
util_bw = 9346 
Wasted_Col = 57200 
Wasted_Row = 34336 
Idle = 110907 

BW Util Bottlenecks: 
RCDc_limit = 80443 
RCDWRc_limit = 1065 
WTRc_limit = 2456 
RTWc_limit = 2032 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 2307 
RTWc_limit_alone = 1945 

Commands details: 
total_CMD = 211789 
n_nop = 188527 
Read = 8862 
Write = 360 
L2_Alloc = 0 
L2_WB = 124 
n_act = 7542 
n_pre = 7526 
n_ref = 0 
n_req = 9253 
total_req = 9346 

Dual Bus Interface Util: 
issued_total_row = 15068 
issued_total_col = 9346 
Row_Bus_Util =  0.071146 
CoL_Bus_Util = 0.044129 
Either_Row_CoL_Bus_Util = 0.109836 
Issued_on_Two_Bus_Simul_Util = 0.005439 
issued_two_Eff = 0.049523 
queue_avg = 0.218817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.218817
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190469 n_act=6890 n_pre=6874 n_ref_event=0 n_req=8687 n_rd=8252 n_rd_L2_A=0 n_write=408 n_wr_bk=108 bw_util=0.0414
n_activity=122131 dram_eff=0.07179
bk0: 502a 199976i bk1: 474a 200645i bk2: 518a 199997i bk3: 568a 198283i bk4: 600a 197415i bk5: 546a 199820i bk6: 520a 200129i bk7: 516a 199637i bk8: 534a 197668i bk9: 522a 197807i bk10: 528a 197689i bk11: 454a 199695i bk12: 524a 198839i bk13: 470a 200968i bk14: 530a 198918i bk15: 446a 201696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.206861
Row_Buffer_Locality_read = 0.185894
Row_Buffer_Locality_write = 0.604598
Bank_Level_Parallism = 2.265720
Bank_Level_Parallism_Col = 1.524630
Bank_Level_Parallism_Ready = 1.044252
write_to_read_ratio_blp_rw_average = 0.035899
GrpLevelPara = 1.382248 

BW Util details:
bwutil = 0.041400 
total_CMD = 211789 
util_bw = 8768 
Wasted_Col = 51320 
Wasted_Row = 31772 
Idle = 119929 

BW Util Bottlenecks: 
RCDc_limit = 72419 
RCDWRc_limit = 1517 
WTRc_limit = 3439 
RTWc_limit = 1520 
CCDLc_limit = 1938 
rwq = 0 
CCDLc_limit_alone = 1754 
WTRc_limit_alone = 3293 
RTWc_limit_alone = 1482 

Commands details: 
total_CMD = 211789 
n_nop = 190469 
Read = 8252 
Write = 408 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6890 
n_pre = 6874 
n_ref = 0 
n_req = 8687 
total_req = 8768 

Dual Bus Interface Util: 
issued_total_row = 13764 
issued_total_col = 8768 
Row_Bus_Util =  0.064989 
CoL_Bus_Util = 0.041400 
Either_Row_CoL_Bus_Util = 0.100666 
Issued_on_Two_Bus_Simul_Util = 0.005723 
issued_two_Eff = 0.056848 
queue_avg = 0.211272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211272
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189517 n_act=7242 n_pre=7226 n_ref_event=0 n_req=8953 n_rd=8524 n_rd_L2_A=0 n_write=400 n_wr_bk=116 bw_util=0.04268
n_activity=124428 dram_eff=0.07265
bk0: 518a 199031i bk1: 502a 200208i bk2: 476a 200707i bk3: 568a 198106i bk4: 564a 198615i bk5: 540a 199343i bk6: 586a 197845i bk7: 572a 197709i bk8: 532a 197252i bk9: 540a 196540i bk10: 552a 196848i bk11: 480a 198560i bk12: 528a 199094i bk13: 554a 197925i bk14: 548a 198837i bk15: 464a 200542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.191109
Row_Buffer_Locality_read = 0.169873
Row_Buffer_Locality_write = 0.613054
Bank_Level_Parallism = 2.322529
Bank_Level_Parallism_Col = 1.538357
Bank_Level_Parallism_Ready = 1.040044
write_to_read_ratio_blp_rw_average = 0.036947
GrpLevelPara = 1.389056 

BW Util details:
bwutil = 0.042684 
total_CMD = 211789 
util_bw = 9040 
Wasted_Col = 53658 
Wasted_Row = 32205 
Idle = 116886 

BW Util Bottlenecks: 
RCDc_limit = 76211 
RCDWRc_limit = 1419 
WTRc_limit = 3290 
RTWc_limit = 2079 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 1800 
WTRc_limit_alone = 3142 
RTWc_limit_alone = 2010 

Commands details: 
total_CMD = 211789 
n_nop = 189517 
Read = 8524 
Write = 400 
L2_Alloc = 0 
L2_WB = 116 
n_act = 7242 
n_pre = 7226 
n_ref = 0 
n_req = 8953 
total_req = 9040 

Dual Bus Interface Util: 
issued_total_row = 14468 
issued_total_col = 9040 
Row_Bus_Util =  0.068313 
CoL_Bus_Util = 0.042684 
Either_Row_CoL_Bus_Util = 0.105161 
Issued_on_Two_Bus_Simul_Util = 0.005836 
issued_two_Eff = 0.055496 
queue_avg = 0.236485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.236485
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189311 n_act=7322 n_pre=7306 n_ref_event=0 n_req=9023 n_rd=8596 n_rd_L2_A=0 n_write=400 n_wr_bk=108 bw_util=0.04299
n_activity=127107 dram_eff=0.07162
bk0: 508a 200036i bk1: 524a 199601i bk2: 540a 199326i bk3: 454a 201884i bk4: 640a 195716i bk5: 578a 198959i bk6: 556a 198160i bk7: 600a 197315i bk8: 572a 196176i bk9: 568a 195952i bk10: 514a 197477i bk11: 530a 197459i bk12: 530a 198291i bk13: 490a 199873i bk14: 486a 199963i bk15: 506a 199516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.188518
Row_Buffer_Locality_read = 0.168218
Row_Buffer_Locality_write = 0.597190
Bank_Level_Parallism = 2.289205
Bank_Level_Parallism_Col = 1.527243
Bank_Level_Parallism_Ready = 1.036028
write_to_read_ratio_blp_rw_average = 0.033947
GrpLevelPara = 1.384058 

BW Util details:
bwutil = 0.042986 
total_CMD = 211789 
util_bw = 9104 
Wasted_Col = 54236 
Wasted_Row = 33612 
Idle = 114837 

BW Util Bottlenecks: 
RCDc_limit = 77123 
RCDWRc_limit = 1498 
WTRc_limit = 2962 
RTWc_limit = 1650 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 1869 
WTRc_limit_alone = 2810 
RTWc_limit_alone = 1606 

Commands details: 
total_CMD = 211789 
n_nop = 189311 
Read = 8596 
Write = 400 
L2_Alloc = 0 
L2_WB = 108 
n_act = 7322 
n_pre = 7306 
n_ref = 0 
n_req = 9023 
total_req = 9104 

Dual Bus Interface Util: 
issued_total_row = 14628 
issued_total_col = 9104 
Row_Bus_Util =  0.069069 
CoL_Bus_Util = 0.042986 
Either_Row_CoL_Bus_Util = 0.106134 
Issued_on_Two_Bus_Simul_Util = 0.005921 
issued_two_Eff = 0.055788 
queue_avg = 0.235961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.235961
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189054 n_act=7395 n_pre=7379 n_ref_event=0 n_req=9170 n_rd=8762 n_rd_L2_A=0 n_write=376 n_wr_bk=128 bw_util=0.04375
n_activity=128497 dram_eff=0.07211
bk0: 462a 201188i bk1: 562a 198289i bk2: 578a 198119i bk3: 564a 198795i bk4: 636a 196391i bk5: 558a 198609i bk6: 586a 197660i bk7: 570a 198668i bk8: 532a 197139i bk9: 534a 197383i bk10: 542a 197534i bk11: 550a 196976i bk12: 524a 198834i bk13: 572a 197877i bk14: 468a 200924i bk15: 524a 199411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.193675
Row_Buffer_Locality_read = 0.173134
Row_Buffer_Locality_write = 0.634804
Bank_Level_Parallism = 2.307344
Bank_Level_Parallism_Col = 1.542577
Bank_Level_Parallism_Ready = 1.035506
write_to_read_ratio_blp_rw_average = 0.033456
GrpLevelPara = 1.381684 

BW Util details:
bwutil = 0.043751 
total_CMD = 211789 
util_bw = 9266 
Wasted_Col = 54422 
Wasted_Row = 33392 
Idle = 114709 

BW Util Bottlenecks: 
RCDc_limit = 77827 
RCDWRc_limit = 1280 
WTRc_limit = 2844 
RTWc_limit = 1930 
CCDLc_limit = 2257 
rwq = 0 
CCDLc_limit_alone = 2022 
WTRc_limit_alone = 2678 
RTWc_limit_alone = 1861 

Commands details: 
total_CMD = 211789 
n_nop = 189054 
Read = 8762 
Write = 376 
L2_Alloc = 0 
L2_WB = 128 
n_act = 7395 
n_pre = 7379 
n_ref = 0 
n_req = 9170 
total_req = 9266 

Dual Bus Interface Util: 
issued_total_row = 14774 
issued_total_col = 9266 
Row_Bus_Util =  0.069758 
CoL_Bus_Util = 0.043751 
Either_Row_CoL_Bus_Util = 0.107347 
Issued_on_Two_Bus_Simul_Util = 0.006162 
issued_two_Eff = 0.057400 
queue_avg = 0.262677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.262677
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189298 n_act=7354 n_pre=7338 n_ref_event=0 n_req=9066 n_rd=8652 n_rd_L2_A=0 n_write=384 n_wr_bk=120 bw_util=0.04323
n_activity=126513 dram_eff=0.07237
bk0: 556a 198303i bk1: 462a 201147i bk2: 622a 196232i bk3: 524a 199802i bk4: 560a 198349i bk5: 578a 198373i bk6: 584a 197792i bk7: 564a 198890i bk8: 508a 197804i bk9: 554a 195781i bk10: 508a 197654i bk11: 548a 196717i bk12: 516a 198719i bk13: 492a 200101i bk14: 516a 199138i bk15: 560a 198069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.188837
Row_Buffer_Locality_read = 0.169094
Row_Buffer_Locality_write = 0.601449
Bank_Level_Parallism = 2.350975
Bank_Level_Parallism_Col = 1.552094
Bank_Level_Parallism_Ready = 1.038445
write_to_read_ratio_blp_rw_average = 0.035933
GrpLevelPara = 1.391340 

BW Util details:
bwutil = 0.043232 
total_CMD = 211789 
util_bw = 9156 
Wasted_Col = 53912 
Wasted_Row = 32560 
Idle = 116161 

BW Util Bottlenecks: 
RCDc_limit = 77245 
RCDWRc_limit = 1394 
WTRc_limit = 3045 
RTWc_limit = 2196 
CCDLc_limit = 2200 
rwq = 0 
CCDLc_limit_alone = 1958 
WTRc_limit_alone = 2870 
RTWc_limit_alone = 2129 

Commands details: 
total_CMD = 211789 
n_nop = 189298 
Read = 8652 
Write = 384 
L2_Alloc = 0 
L2_WB = 120 
n_act = 7354 
n_pre = 7338 
n_ref = 0 
n_req = 9066 
total_req = 9156 

Dual Bus Interface Util: 
issued_total_row = 14692 
issued_total_col = 9156 
Row_Bus_Util =  0.069371 
CoL_Bus_Util = 0.043232 
Either_Row_CoL_Bus_Util = 0.106195 
Issued_on_Two_Bus_Simul_Util = 0.006407 
issued_two_Eff = 0.060335 
queue_avg = 0.257469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.257469
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189225 n_act=7392 n_pre=7376 n_ref_event=0 n_req=9040 n_rd=8636 n_rd_L2_A=0 n_write=368 n_wr_bk=144 bw_util=0.04319
n_activity=125312 dram_eff=0.073
bk0: 530a 198805i bk1: 458a 201136i bk2: 536a 198847i bk3: 556a 198280i bk4: 550a 198614i bk5: 612a 197295i bk6: 614a 196882i bk7: 582a 197654i bk8: 544a 196706i bk9: 544a 196209i bk10: 512a 196854i bk11: 538a 197224i bk12: 460a 201243i bk13: 534a 198455i bk14: 558a 198224i bk15: 508a 199757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182301
Row_Buffer_Locality_read = 0.164312
Row_Buffer_Locality_write = 0.566832
Bank_Level_Parallism = 2.347835
Bank_Level_Parallism_Col = 1.557408
Bank_Level_Parallism_Ready = 1.040227
write_to_read_ratio_blp_rw_average = 0.038245
GrpLevelPara = 1.396576 

BW Util details:
bwutil = 0.043194 
total_CMD = 211789 
util_bw = 9148 
Wasted_Col = 53995 
Wasted_Row = 32894 
Idle = 115752 

BW Util Bottlenecks: 
RCDc_limit = 77466 
RCDWRc_limit = 1495 
WTRc_limit = 3227 
RTWc_limit = 2227 
CCDLc_limit = 2215 
rwq = 0 
CCDLc_limit_alone = 1945 
WTRc_limit_alone = 3029 
RTWc_limit_alone = 2155 

Commands details: 
total_CMD = 211789 
n_nop = 189225 
Read = 8636 
Write = 368 
L2_Alloc = 0 
L2_WB = 144 
n_act = 7392 
n_pre = 7376 
n_ref = 0 
n_req = 9040 
total_req = 9148 

Dual Bus Interface Util: 
issued_total_row = 14768 
issued_total_col = 9148 
Row_Bus_Util =  0.069730 
CoL_Bus_Util = 0.043194 
Either_Row_CoL_Bus_Util = 0.106540 
Issued_on_Two_Bus_Simul_Util = 0.006384 
issued_two_Eff = 0.059918 
queue_avg = 0.251099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.251099
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189969 n_act=7090 n_pre=7074 n_ref_event=0 n_req=8797 n_rd=8376 n_rd_L2_A=0 n_write=392 n_wr_bk=116 bw_util=0.04195
n_activity=121415 dram_eff=0.07317
bk0: 498a 199912i bk1: 516a 199292i bk2: 546a 198818i bk3: 484a 201215i bk4: 650a 195911i bk5: 588a 198309i bk6: 602a 197060i bk7: 580a 198143i bk8: 448a 199544i bk9: 444a 199485i bk10: 434a 200387i bk11: 520a 197392i bk12: 544a 198328i bk13: 528a 198143i bk14: 502a 199733i bk15: 492a 199908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194043
Row_Buffer_Locality_read = 0.173830
Row_Buffer_Locality_write = 0.596200
Bank_Level_Parallism = 2.343016
Bank_Level_Parallism_Col = 1.553359
Bank_Level_Parallism_Ready = 1.038271
write_to_read_ratio_blp_rw_average = 0.039933
GrpLevelPara = 1.392963 

BW Util details:
bwutil = 0.041947 
total_CMD = 211789 
util_bw = 8884 
Wasted_Col = 52029 
Wasted_Row = 31208 
Idle = 119668 

BW Util Bottlenecks: 
RCDc_limit = 74364 
RCDWRc_limit = 1450 
WTRc_limit = 3401 
RTWc_limit = 2291 
CCDLc_limit = 2130 
rwq = 0 
CCDLc_limit_alone = 1876 
WTRc_limit_alone = 3229 
RTWc_limit_alone = 2209 

Commands details: 
total_CMD = 211789 
n_nop = 189969 
Read = 8376 
Write = 392 
L2_Alloc = 0 
L2_WB = 116 
n_act = 7090 
n_pre = 7074 
n_ref = 0 
n_req = 8797 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 14164 
issued_total_col = 8884 
Row_Bus_Util =  0.066878 
CoL_Bus_Util = 0.041947 
Either_Row_CoL_Bus_Util = 0.103027 
Issued_on_Two_Bus_Simul_Util = 0.005798 
issued_two_Eff = 0.056279 
queue_avg = 0.254669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.254669
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190134 n_act=6998 n_pre=6982 n_ref_event=0 n_req=8701 n_rd=8290 n_rd_L2_A=0 n_write=384 n_wr_bk=108 bw_util=0.04147
n_activity=128110 dram_eff=0.06855
bk0: 482a 200456i bk1: 490a 199872i bk2: 572a 198570i bk3: 520a 199503i bk4: 626a 197115i bk5: 574a 198854i bk6: 606a 196797i bk7: 524a 199757i bk8: 474a 199203i bk9: 496a 198402i bk10: 436a 200470i bk11: 530a 197740i bk12: 560a 197996i bk13: 478a 200326i bk14: 438a 202132i bk15: 484a 200769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.195725
Row_Buffer_Locality_read = 0.174186
Row_Buffer_Locality_write = 0.630170
Bank_Level_Parallism = 2.179026
Bank_Level_Parallism_Col = 1.497525
Bank_Level_Parallism_Ready = 1.030175
write_to_read_ratio_blp_rw_average = 0.036360
GrpLevelPara = 1.356600 

BW Util details:
bwutil = 0.041466 
total_CMD = 211789 
util_bw = 8782 
Wasted_Col = 53384 
Wasted_Row = 33915 
Idle = 115708 

BW Util Bottlenecks: 
RCDc_limit = 74248 
RCDWRc_limit = 1295 
WTRc_limit = 2657 
RTWc_limit = 1955 
CCDLc_limit = 1999 
rwq = 0 
CCDLc_limit_alone = 1778 
WTRc_limit_alone = 2504 
RTWc_limit_alone = 1887 

Commands details: 
total_CMD = 211789 
n_nop = 190134 
Read = 8290 
Write = 384 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6998 
n_pre = 6982 
n_ref = 0 
n_req = 8701 
total_req = 8782 

Dual Bus Interface Util: 
issued_total_row = 13980 
issued_total_col = 8782 
Row_Bus_Util =  0.066009 
CoL_Bus_Util = 0.041466 
Either_Row_CoL_Bus_Util = 0.102248 
Issued_on_Two_Bus_Simul_Util = 0.005227 
issued_two_Eff = 0.051120 
queue_avg = 0.207159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.207159
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189927 n_act=7069 n_pre=7053 n_ref_event=0 n_req=8799 n_rd=8366 n_rd_L2_A=0 n_write=408 n_wr_bk=100 bw_util=0.0419
n_activity=125691 dram_eff=0.0706
bk0: 454a 201612i bk1: 490a 201006i bk2: 564a 198494i bk3: 500a 200316i bk4: 642a 196533i bk5: 610a 197255i bk6: 548a 198628i bk7: 542a 199096i bk8: 462a 199757i bk9: 562a 196454i bk10: 478a 198245i bk11: 460a 198870i bk12: 526a 198639i bk13: 490a 200406i bk14: 460a 201372i bk15: 578a 197397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.196613
Row_Buffer_Locality_read = 0.175353
Row_Buffer_Locality_write = 0.607390
Bank_Level_Parallism = 2.246307
Bank_Level_Parallism_Col = 1.520701
Bank_Level_Parallism_Ready = 1.036849
write_to_read_ratio_blp_rw_average = 0.038862
GrpLevelPara = 1.370862 

BW Util details:
bwutil = 0.041900 
total_CMD = 211789 
util_bw = 8874 
Wasted_Col = 52988 
Wasted_Row = 33113 
Idle = 116814 

BW Util Bottlenecks: 
RCDc_limit = 74614 
RCDWRc_limit = 1448 
WTRc_limit = 3034 
RTWc_limit = 2043 
CCDLc_limit = 1998 
rwq = 0 
CCDLc_limit_alone = 1785 
WTRc_limit_alone = 2889 
RTWc_limit_alone = 1975 

Commands details: 
total_CMD = 211789 
n_nop = 189927 
Read = 8366 
Write = 408 
L2_Alloc = 0 
L2_WB = 100 
n_act = 7069 
n_pre = 7053 
n_ref = 0 
n_req = 8799 
total_req = 8874 

Dual Bus Interface Util: 
issued_total_row = 14122 
issued_total_col = 8874 
Row_Bus_Util =  0.066680 
CoL_Bus_Util = 0.041900 
Either_Row_CoL_Bus_Util = 0.103225 
Issued_on_Two_Bus_Simul_Util = 0.005354 
issued_two_Eff = 0.051871 
queue_avg = 0.232571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.232571
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189833 n_act=7052 n_pre=7036 n_ref_event=0 n_req=8844 n_rd=8420 n_rd_L2_A=0 n_write=400 n_wr_bk=96 bw_util=0.0421
n_activity=128780 dram_eff=0.06923
bk0: 452a 201382i bk1: 542a 199518i bk2: 580a 198418i bk3: 486a 201027i bk4: 614a 197364i bk5: 554a 199304i bk6: 512a 200507i bk7: 550a 199409i bk8: 540a 197460i bk9: 542a 197444i bk10: 464a 199464i bk11: 494a 198538i bk12: 582a 197069i bk13: 446a 201654i bk14: 500a 200034i bk15: 562a 198687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202623
Row_Buffer_Locality_read = 0.179335
Row_Buffer_Locality_write = 0.665094
Bank_Level_Parallism = 2.165825
Bank_Level_Parallism_Col = 1.477082
Bank_Level_Parallism_Ready = 1.034208
write_to_read_ratio_blp_rw_average = 0.029573
GrpLevelPara = 1.345050 

BW Util details:
bwutil = 0.042099 
total_CMD = 211789 
util_bw = 8916 
Wasted_Col = 54214 
Wasted_Row = 33918 
Idle = 114741 

BW Util Bottlenecks: 
RCDc_limit = 75154 
RCDWRc_limit = 1231 
WTRc_limit = 2718 
RTWc_limit = 1273 
CCDLc_limit = 1923 
rwq = 0 
CCDLc_limit_alone = 1725 
WTRc_limit_alone = 2565 
RTWc_limit_alone = 1228 

Commands details: 
total_CMD = 211789 
n_nop = 189833 
Read = 8420 
Write = 400 
L2_Alloc = 0 
L2_WB = 96 
n_act = 7052 
n_pre = 7036 
n_ref = 0 
n_req = 8844 
total_req = 8916 

Dual Bus Interface Util: 
issued_total_row = 14088 
issued_total_col = 8916 
Row_Bus_Util =  0.066519 
CoL_Bus_Util = 0.042099 
Either_Row_CoL_Bus_Util = 0.103669 
Issued_on_Two_Bus_Simul_Util = 0.004948 
issued_two_Eff = 0.047732 
queue_avg = 0.195275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.195275
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190396 n_act=6854 n_pre=6838 n_ref_event=0 n_req=8696 n_rd=8228 n_rd_L2_A=0 n_write=448 n_wr_bk=80 bw_util=0.04134
n_activity=123782 dram_eff=0.07074
bk0: 500a 199959i bk1: 486a 200718i bk2: 548a 199337i bk3: 530a 199635i bk4: 564a 198767i bk5: 550a 199871i bk6: 518a 200860i bk7: 528a 200216i bk8: 554a 197161i bk9: 538a 197110i bk10: 480a 199929i bk11: 468a 199870i bk12: 462a 200913i bk13: 434a 201165i bk14: 484a 200368i bk15: 584a 197651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211822
Row_Buffer_Locality_read = 0.183641
Row_Buffer_Locality_write = 0.707265
Bank_Level_Parallism = 2.182981
Bank_Level_Parallism_Col = 1.491810
Bank_Level_Parallism_Ready = 1.038031
write_to_read_ratio_blp_rw_average = 0.033919
GrpLevelPara = 1.356628 

BW Util details:
bwutil = 0.041343 
total_CMD = 211789 
util_bw = 8756 
Wasted_Col = 52301 
Wasted_Row = 32297 
Idle = 118435 

BW Util Bottlenecks: 
RCDc_limit = 72973 
RCDWRc_limit = 1176 
WTRc_limit = 2711 
RTWc_limit = 1379 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1669 
WTRc_limit_alone = 2590 
RTWc_limit_alone = 1339 

Commands details: 
total_CMD = 211789 
n_nop = 190396 
Read = 8228 
Write = 448 
L2_Alloc = 0 
L2_WB = 80 
n_act = 6854 
n_pre = 6838 
n_ref = 0 
n_req = 8696 
total_req = 8756 

Dual Bus Interface Util: 
issued_total_row = 13692 
issued_total_col = 8756 
Row_Bus_Util =  0.064649 
CoL_Bus_Util = 0.041343 
Either_Row_CoL_Bus_Util = 0.101011 
Issued_on_Two_Bus_Simul_Util = 0.004981 
issued_two_Eff = 0.049315 
queue_avg = 0.174088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.174088
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=190024 n_act=7060 n_pre=7044 n_ref_event=0 n_req=8763 n_rd=8352 n_rd_L2_A=0 n_write=384 n_wr_bk=108 bw_util=0.04176
n_activity=123979 dram_eff=0.07133
bk0: 506a 199725i bk1: 498a 200253i bk2: 580a 197870i bk3: 534a 199233i bk4: 572a 197911i bk5: 576a 197951i bk6: 520a 200617i bk7: 494a 200730i bk8: 532a 197040i bk9: 528a 196908i bk10: 432a 200028i bk11: 516a 197913i bk12: 582a 197163i bk13: 472a 200488i bk14: 500a 199921i bk15: 510a 199591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194340
Row_Buffer_Locality_read = 0.174449
Row_Buffer_Locality_write = 0.598540
Bank_Level_Parallism = 2.273109
Bank_Level_Parallism_Col = 1.534248
Bank_Level_Parallism_Ready = 1.035617
write_to_read_ratio_blp_rw_average = 0.038791
GrpLevelPara = 1.380365 

BW Util details:
bwutil = 0.041759 
total_CMD = 211789 
util_bw = 8844 
Wasted_Col = 52443 
Wasted_Row = 32877 
Idle = 117625 

BW Util Bottlenecks: 
RCDc_limit = 74326 
RCDWRc_limit = 1425 
WTRc_limit = 3204 
RTWc_limit = 2146 
CCDLc_limit = 2029 
rwq = 0 
CCDLc_limit_alone = 1802 
WTRc_limit_alone = 3045 
RTWc_limit_alone = 2078 

Commands details: 
total_CMD = 211789 
n_nop = 190024 
Read = 8352 
Write = 384 
L2_Alloc = 0 
L2_WB = 108 
n_act = 7060 
n_pre = 7044 
n_ref = 0 
n_req = 8763 
total_req = 8844 

Dual Bus Interface Util: 
issued_total_row = 14104 
issued_total_col = 8844 
Row_Bus_Util =  0.066595 
CoL_Bus_Util = 0.041759 
Either_Row_CoL_Bus_Util = 0.102767 
Issued_on_Two_Bus_Simul_Util = 0.005586 
issued_two_Eff = 0.054353 
queue_avg = 0.245173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.245173
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189701 n_act=7131 n_pre=7115 n_ref_event=0 n_req=8859 n_rd=8460 n_rd_L2_A=0 n_write=368 n_wr_bk=124 bw_util=0.04227
n_activity=129696 dram_eff=0.06902
bk0: 556a 198442i bk1: 506a 199613i bk2: 462a 202118i bk3: 540a 199372i bk4: 558a 198867i bk5: 570a 198731i bk6: 554a 199196i bk7: 586a 198158i bk8: 482a 198308i bk9: 456a 199300i bk10: 570a 196702i bk11: 520a 198463i bk12: 512a 199836i bk13: 540a 198371i bk14: 552a 198010i bk15: 496a 200236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.195056
Row_Buffer_Locality_read = 0.174586
Row_Buffer_Locality_write = 0.629073
Bank_Level_Parallism = 2.189962
Bank_Level_Parallism_Col = 1.487564
Bank_Level_Parallism_Ready = 1.034517
write_to_read_ratio_blp_rw_average = 0.033756
GrpLevelPara = 1.348501 

BW Util details:
bwutil = 0.042268 
total_CMD = 211789 
util_bw = 8952 
Wasted_Col = 54877 
Wasted_Row = 33780 
Idle = 114180 

BW Util Bottlenecks: 
RCDc_limit = 75815 
RCDWRc_limit = 1283 
WTRc_limit = 2901 
RTWc_limit = 1790 
CCDLc_limit = 2014 
rwq = 0 
CCDLc_limit_alone = 1780 
WTRc_limit_alone = 2725 
RTWc_limit_alone = 1732 

Commands details: 
total_CMD = 211789 
n_nop = 189701 
Read = 8460 
Write = 368 
L2_Alloc = 0 
L2_WB = 124 
n_act = 7131 
n_pre = 7115 
n_ref = 0 
n_req = 8859 
total_req = 8952 

Dual Bus Interface Util: 
issued_total_row = 14246 
issued_total_col = 8952 
Row_Bus_Util =  0.067265 
CoL_Bus_Util = 0.042268 
Either_Row_CoL_Bus_Util = 0.104292 
Issued_on_Two_Bus_Simul_Util = 0.005241 
issued_two_Eff = 0.050254 
queue_avg = 0.224162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224162
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189229 n_act=7377 n_pre=7361 n_ref_event=0 n_req=9031 n_rd=8626 n_rd_L2_A=0 n_write=376 n_wr_bk=116 bw_util=0.04305
n_activity=126813 dram_eff=0.0719
bk0: 528a 199407i bk1: 596a 196910i bk2: 510a 200123i bk3: 574a 198482i bk4: 606a 197727i bk5: 570a 197868i bk6: 574a 197569i bk7: 610a 197544i bk8: 486a 197880i bk9: 484a 198340i bk10: 484a 198080i bk11: 516a 197851i bk12: 520a 198828i bk13: 504a 199700i bk14: 508a 199505i bk15: 556a 198028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183147
Row_Buffer_Locality_read = 0.164155
Row_Buffer_Locality_write = 0.587654
Bank_Level_Parallism = 2.319666
Bank_Level_Parallism_Col = 1.544188
Bank_Level_Parallism_Ready = 1.031696
write_to_read_ratio_blp_rw_average = 0.038128
GrpLevelPara = 1.389103 

BW Util details:
bwutil = 0.043052 
total_CMD = 211789 
util_bw = 9118 
Wasted_Col = 54466 
Wasted_Row = 32901 
Idle = 115304 

BW Util Bottlenecks: 
RCDc_limit = 77626 
RCDWRc_limit = 1418 
WTRc_limit = 3183 
RTWc_limit = 2471 
CCDLc_limit = 2194 
rwq = 0 
CCDLc_limit_alone = 1914 
WTRc_limit_alone = 2994 
RTWc_limit_alone = 2380 

Commands details: 
total_CMD = 211789 
n_nop = 189229 
Read = 8626 
Write = 376 
L2_Alloc = 0 
L2_WB = 116 
n_act = 7377 
n_pre = 7361 
n_ref = 0 
n_req = 9031 
total_req = 9118 

Dual Bus Interface Util: 
issued_total_row = 14738 
issued_total_col = 9118 
Row_Bus_Util =  0.069588 
CoL_Bus_Util = 0.043052 
Either_Row_CoL_Bus_Util = 0.106521 
Issued_on_Two_Bus_Simul_Util = 0.006119 
issued_two_Eff = 0.057447 
queue_avg = 0.253106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.253106
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189383 n_act=7209 n_pre=7193 n_ref_event=0 n_req=8955 n_rd=8538 n_rd_L2_A=0 n_write=392 n_wr_bk=100 bw_util=0.04264
n_activity=132404 dram_eff=0.0682
bk0: 498a 200518i bk1: 446a 202045i bk2: 608a 197231i bk3: 582a 198223i bk4: 634a 196120i bk5: 602a 197520i bk6: 634a 196899i bk7: 574a 198465i bk8: 452a 200745i bk9: 534a 198257i bk10: 548a 196829i bk11: 520a 197960i bk12: 444a 201346i bk13: 518a 200072i bk14: 490a 200469i bk15: 454a 201823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194975
Row_Buffer_Locality_read = 0.170063
Row_Buffer_Locality_write = 0.705036
Bank_Level_Parallism = 2.144358
Bank_Level_Parallism_Col = 1.469481
Bank_Level_Parallism_Ready = 1.026357
write_to_read_ratio_blp_rw_average = 0.028022
GrpLevelPara = 1.340769 

BW Util details:
bwutil = 0.042637 
total_CMD = 211789 
util_bw = 9030 
Wasted_Col = 55823 
Wasted_Row = 34504 
Idle = 112432 

BW Util Bottlenecks: 
RCDc_limit = 77284 
RCDWRc_limit = 1069 
WTRc_limit = 2419 
RTWc_limit = 1460 
CCDLc_limit = 1870 
rwq = 0 
CCDLc_limit_alone = 1712 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 1422 

Commands details: 
total_CMD = 211789 
n_nop = 189383 
Read = 8538 
Write = 392 
L2_Alloc = 0 
L2_WB = 100 
n_act = 7209 
n_pre = 7193 
n_ref = 0 
n_req = 8955 
total_req = 9030 

Dual Bus Interface Util: 
issued_total_row = 14402 
issued_total_col = 9030 
Row_Bus_Util =  0.068002 
CoL_Bus_Util = 0.042637 
Either_Row_CoL_Bus_Util = 0.105794 
Issued_on_Two_Bus_Simul_Util = 0.004844 
issued_two_Eff = 0.045791 
queue_avg = 0.201200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.2012
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=211789 n_nop=189700 n_act=7168 n_pre=7152 n_ref_event=0 n_req=8879 n_rd=8466 n_rd_L2_A=0 n_write=384 n_wr_bk=116 bw_util=0.04233
n_activity=127390 dram_eff=0.07038
bk0: 490a 201108i bk1: 404a 202719i bk2: 522a 199347i bk3: 618a 196688i bk4: 602a 197735i bk5: 594a 197591i bk6: 606a 197439i bk7: 550a 199136i bk8: 504a 197994i bk9: 556a 196464i bk10: 534a 196874i bk11: 510a 198495i bk12: 494a 199957i bk13: 536a 199224i bk14: 518a 199182i bk15: 428a 201919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.192702
Row_Buffer_Locality_read = 0.171391
Row_Buffer_Locality_write = 0.629540
Bank_Level_Parallism = 2.237997
Bank_Level_Parallism_Col = 1.519499
Bank_Level_Parallism_Ready = 1.039148
write_to_read_ratio_blp_rw_average = 0.034262
GrpLevelPara = 1.377289 

BW Util details:
bwutil = 0.042335 
total_CMD = 211789 
util_bw = 8966 
Wasted_Col = 53817 
Wasted_Row = 33567 
Idle = 115439 

BW Util Bottlenecks: 
RCDc_limit = 75738 
RCDWRc_limit = 1307 
WTRc_limit = 3006 
RTWc_limit = 1999 
CCDLc_limit = 2019 
rwq = 0 
CCDLc_limit_alone = 1804 
WTRc_limit_alone = 2850 
RTWc_limit_alone = 1940 

Commands details: 
total_CMD = 211789 
n_nop = 189700 
Read = 8466 
Write = 384 
L2_Alloc = 0 
L2_WB = 116 
n_act = 7168 
n_pre = 7152 
n_ref = 0 
n_req = 8879 
total_req = 8966 

Dual Bus Interface Util: 
issued_total_row = 14320 
issued_total_col = 8966 
Row_Bus_Util =  0.067614 
CoL_Bus_Util = 0.042335 
Either_Row_CoL_Bus_Util = 0.104297 
Issued_on_Two_Bus_Simul_Util = 0.005652 
issued_two_Eff = 0.054190 
queue_avg = 0.226532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.226532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6416, Miss = 4632, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6344, Miss = 4580, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6349, Miss = 4566, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6385, Miss = 4584, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6350, Miss = 4568, Miss_rate = 0.719, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 6259, Miss = 4514, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6367, Miss = 4538, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6161, Miss = 4422, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6430, Miss = 4614, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6459, Miss = 4680, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6433, Miss = 4622, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6400, Miss = 4614, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6287, Miss = 4506, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6330, Miss = 4596, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6318, Miss = 4550, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6418, Miss = 4590, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6357, Miss = 4566, Miss_rate = 0.718, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 6273, Miss = 4512, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6256, Miss = 4484, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6551, Miss = 4696, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6265, Miss = 4506, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6354, Miss = 4506, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6257, Miss = 4526, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6396, Miss = 4638, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6249, Miss = 4508, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6239, Miss = 4486, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6127, Miss = 4358, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6275, Miss = 4560, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6494, Miss = 4710, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6524, Miss = 4748, Miss_rate = 0.728, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 6626, Miss = 4798, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6508, Miss = 4728, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6402, Miss = 4560, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6085, Miss = 4308, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6434, Miss = 4616, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6286, Miss = 4532, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6454, Miss = 4650, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6318, Miss = 4570, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6442, Miss = 4656, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6550, Miss = 4754, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6493, Miss = 4698, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6367, Miss = 4594, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6409, Miss = 4632, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6434, Miss = 4660, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6290, Miss = 4528, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6181, Miss = 4480, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6292, Miss = 4514, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6163, Miss = 4416, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6191, Miss = 4454, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6358, Miss = 4528, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6358, Miss = 4556, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6290, Miss = 4488, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6213, Miss = 4374, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6211, Miss = 4430, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6272, Miss = 4552, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6189, Miss = 4440, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6297, Miss = 4582, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6258, Miss = 4534, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6304, Miss = 4528, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6543, Miss = 4746, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6413, Miss = 4612, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6298, Miss = 4558, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6392, Miss = 4590, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6261, Miss = 4516, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405905
L2_total_cache_misses = 292162
L2_total_cache_miss_rate = 0.7198
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146967
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17752
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 373137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=405905
icnt_total_pkts_simt_to_mem=405905
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405905
Req_Network_cycles = 282053
Req_Network_injected_packets_per_cycle =       1.4391 
Req_Network_conflicts_per_cycle =       0.0186
Req_Network_conflicts_per_cycle_util =       0.0269
Req_Bank_Level_Parallism =       2.0859
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0225

Reply_Network_injected_packets_num = 405905
Reply_Network_cycles = 282053
Reply_Network_injected_packets_per_cycle =        1.4391
Reply_Network_conflicts_per_cycle =        0.5294
Reply_Network_conflicts_per_cycle_util =       0.7772
Reply_Bank_Level_Parallism =       2.1128
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0089
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0180
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 6 sec (726 sec)
gpgpu_simulation_rate = 23741 (inst/sec)
gpgpu_simulation_rate = 388 (cycle/sec)
gpgpu_silicon_slowdown = 2917525x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 671605532 us


gen_hists: 1 laps, 671605532.000000 us/lap, 83950691.500000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
