****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:07:03 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 254 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.934364 ohm/um, via_r = 1.815407 ohm/cut, c = 0.158159 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.848348 ohm/um, via_r = 1.815407 ohm/cut, c = 0.155512 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 252, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 252, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.57e+04 nW ( 70.9%)
  Net Switching Power    = 1.47e+04 nW ( 29.1%)
Total Dynamic Power      = 5.04e+04 nW (100.0%)

Cell Leakage Power       = 2.06e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               1.08e+01               1.08e+01    (  0.0%)         
clock_network             2.79e+04               8.12e+03               3.49e+02               3.63e+04    ( 51.2%)        i
register                  3.70e+03               1.40e+03               7.33e+03               1.24e+04    ( 17.5%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             4.16e+03               5.13e+03               1.29e+04               2.22e+04    ( 31.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.57e+04 nW            1.47e+04 nW            2.06e+04 nW            7.09e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.00e+04 nW ( 67.0%)
  Net Switching Power    = 9.85e+03 nW ( 33.0%)
Total Dynamic Power      = 2.98e+04 nW (100.0%)

Cell Leakage Power       = 2.24e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               6.06e-01               6.06e-01    (  0.0%)         
clock_network             1.55e+04               5.54e+03               4.64e+00               2.11e+04    ( 70.2%)        i
register                  2.15e+03               9.20e+02               8.26e+01               3.15e+03    ( 10.5%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             2.28e+03               3.39e+03               1.37e+02               5.81e+03    ( 19.3%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.00e+04 nW            9.85e+03 nW            2.24e+02 nW            3.00e+04 nW
1
