

================================================================
== Vitis HLS Report for 'merge_rx_pkgs_64_s'
================================================================
* Date:           Tue Aug 15 18:30:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.934 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      80|    -|
|Register         |        -|     -|     345|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     345|     167|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_277                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_156_i_nbreadreq_fu_80_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_157_i_nbreadreq_fu_52_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_256_nbreadreq_fu_66_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_94_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln2048_1_fu_171_p2           |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln2048_fu_165_p2             |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln2048_fu_185_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln2048_1_fu_191_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln2048_fu_177_p3           |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          89|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                   |   9|          2|    1|          2|
    |m_axis_mem_write_data_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_mem_write_data_TDATA_int_regslice  |  17|          4|  128|        512|
    |rx_aethSift2mergerFifo_blk_n              |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_blk_n                   |   9|          2|    1|          2|
    |rx_pkgShiftTypeFifo_blk_n                 |   9|          2|    1|          2|
    |rx_rethSift2mergerFifo_blk_n              |   9|          2|    1|          2|
    |state_3                                   |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  80|         18|  136|        528|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |rx_exhNoShiftFifo_read_reg_241       |  128|   0|  128|          0|
    |rx_rethSift2mergerFifo_read_reg_217  |  128|   0|  128|          0|
    |state_3                              |    2|   0|    2|          0|
    |state_3_load_reg_209                 |    2|   0|    2|          0|
    |state_3_load_reg_209_pp0_iter1_reg   |    2|   0|    2|          0|
    |tmp_156_i_reg_237                    |    1|   0|    1|          0|
    |tmp_156_i_reg_237_pp0_iter1_reg      |    1|   0|    1|          0|
    |tmp_157_i_reg_213                    |    1|   0|    1|          0|
    |tmp_157_i_reg_213_pp0_iter1_reg      |    1|   0|    1|          0|
    |tmp_i_256_reg_225                    |    1|   0|    1|          0|
    |tmp_i_256_reg_225_pp0_iter1_reg      |    1|   0|    1|          0|
    |trunc_ln2067_reg_232                 |   73|   0|   73|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  345|   0|  345|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|       merge_rx_pkgs<64>|  return value|
|rx_rethSift2mergerFifo_dout            |   in|  128|     ap_fifo|  rx_rethSift2mergerFifo|       pointer|
|rx_rethSift2mergerFifo_num_data_valid  |   in|    3|     ap_fifo|  rx_rethSift2mergerFifo|       pointer|
|rx_rethSift2mergerFifo_fifo_cap        |   in|    3|     ap_fifo|  rx_rethSift2mergerFifo|       pointer|
|rx_rethSift2mergerFifo_empty_n         |   in|    1|     ap_fifo|  rx_rethSift2mergerFifo|       pointer|
|rx_rethSift2mergerFifo_read            |  out|    1|     ap_fifo|  rx_rethSift2mergerFifo|       pointer|
|rx_aethSift2mergerFifo_dout            |   in|  128|     ap_fifo|  rx_aethSift2mergerFifo|       pointer|
|rx_aethSift2mergerFifo_num_data_valid  |   in|    3|     ap_fifo|  rx_aethSift2mergerFifo|       pointer|
|rx_aethSift2mergerFifo_fifo_cap        |   in|    3|     ap_fifo|  rx_aethSift2mergerFifo|       pointer|
|rx_aethSift2mergerFifo_empty_n         |   in|    1|     ap_fifo|  rx_aethSift2mergerFifo|       pointer|
|rx_aethSift2mergerFifo_read            |  out|    1|     ap_fifo|  rx_aethSift2mergerFifo|       pointer|
|rx_exhNoShiftFifo_dout                 |   in|  128|     ap_fifo|       rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_num_data_valid       |   in|    3|     ap_fifo|       rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_fifo_cap             |   in|    3|     ap_fifo|       rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_empty_n              |   in|    1|     ap_fifo|       rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_read                 |  out|    1|     ap_fifo|       rx_exhNoShiftFifo|       pointer|
|rx_pkgShiftTypeFifo_dout               |   in|   32|     ap_fifo|     rx_pkgShiftTypeFifo|       pointer|
|rx_pkgShiftTypeFifo_num_data_valid     |   in|    2|     ap_fifo|     rx_pkgShiftTypeFifo|       pointer|
|rx_pkgShiftTypeFifo_fifo_cap           |   in|    2|     ap_fifo|     rx_pkgShiftTypeFifo|       pointer|
|rx_pkgShiftTypeFifo_empty_n            |   in|    1|     ap_fifo|     rx_pkgShiftTypeFifo|       pointer|
|rx_pkgShiftTypeFifo_read               |  out|    1|     ap_fifo|     rx_pkgShiftTypeFifo|       pointer|
|m_axis_mem_write_data_TREADY           |   in|    1|        axis|   m_axis_mem_write_data|       pointer|
|m_axis_mem_write_data_TDATA            |  out|  128|        axis|   m_axis_mem_write_data|       pointer|
|m_axis_mem_write_data_TVALID           |  out|    1|        axis|   m_axis_mem_write_data|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.93>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_pkgShiftTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_pkgShiftTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_pkgShiftTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_rethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_rethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_rethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_rethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_pkgShiftTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_mem_write_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln2023 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2023]   --->   Operation 21 'specpipeline' 'specpipeline_ln2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_3_load = load i2 %state_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2042]   --->   Operation 22 'load' 'state_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%switch_ln2042 = switch i2 %state_3_load, void %sw.bb.i, i2 3, void %sw.bb25.i, i2 1, void %sw.bb7.i, i2 2, void %sw.bb15.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2042]   --->   Operation 23 'switch' 'switch_ln2042' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_157_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_rethSift2mergerFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2075]   --->   Operation 24 'nbreadreq' 'tmp_157_i' <Predicate = (state_3_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln2075 = br i1 %tmp_157_i, void %if.end24.i, void %if.then17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2075]   --->   Operation 25 'br' 'br_ln2075' <Predicate = (state_3_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.33ns)   --->   "%rx_rethSift2mergerFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_rethSift2mergerFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2078]   --->   Operation 26 'read' 'rx_rethSift2mergerFifo_read' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_last_V_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_rethSift2mergerFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2078]   --->   Operation 27 'bitselect' 'currWord_last_V_16' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln2080 = br i1 %currWord_last_V_16, void %if.end23.i, void %if.then22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2080]   --->   Operation 28 'br' 'br_ln2080' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln2082 = store i2 0, i2 %state_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2082]   --->   Operation 29 'store' 'store_ln2082' <Predicate = (state_3_load == 2 & tmp_157_i & currWord_last_V_16)> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln2083 = br void %if.end23.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2083]   --->   Operation 30 'br' 'br_ln2083' <Predicate = (state_3_load == 2 & tmp_157_i & currWord_last_V_16)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln2084 = br void %if.end24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2084]   --->   Operation 31 'br' 'br_ln2084' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln2085 = br void %merge_rx_pkgs<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2085]   --->   Operation 32 'br' 'br_ln2085' <Predicate = (state_3_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_256 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_aethSift2mergerFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2063]   --->   Operation 33 'nbreadreq' 'tmp_i_256' <Predicate = (state_3_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln2063 = br i1 %tmp_i_256, void %if.end14.i, void %if.then9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2063]   --->   Operation 34 'br' 'br_ln2063' <Predicate = (state_3_load == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%rx_aethSift2mergerFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_aethSift2mergerFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2066]   --->   Operation 35 'read' 'rx_aethSift2mergerFifo_read' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%currWord_last_V_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_aethSift2mergerFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2066]   --->   Operation 36 'bitselect' 'currWord_last_V_15' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2067 = trunc i128 %rx_aethSift2mergerFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2067]   --->   Operation 37 'trunc' 'trunc_ln2067' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln2068 = br i1 %currWord_last_V_15, void %if.end13.i, void %if.then12.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2068]   --->   Operation 38 'br' 'br_ln2068' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%store_ln2070 = store i2 0, i2 %state_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2070]   --->   Operation 39 'store' 'store_ln2070' <Predicate = (state_3_load == 1 & tmp_i_256 & currWord_last_V_15)> <Delay = 0.84>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln2071 = br void %if.end13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2071]   --->   Operation 40 'br' 'br_ln2071' <Predicate = (state_3_load == 1 & tmp_i_256 & currWord_last_V_15)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln2072 = br void %if.end14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2072]   --->   Operation 41 'br' 'br_ln2072' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln2073 = br void %merge_rx_pkgs<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2073]   --->   Operation 42 'br' 'br_ln2073' <Predicate = (state_3_load == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_156_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_exhNoShiftFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2087]   --->   Operation 43 'nbreadreq' 'tmp_156_i' <Predicate = (state_3_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln2087 = br i1 %tmp_156_i, void %if.end34.i, void %if.then27.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2087]   --->   Operation 44 'br' 'br_ln2087' <Predicate = (state_3_load == 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.33ns)   --->   "%rx_exhNoShiftFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_exhNoShiftFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2090]   --->   Operation 45 'read' 'rx_exhNoShiftFifo_read' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_exhNoShiftFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2090]   --->   Operation 46 'bitselect' 'currWord_last_V' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln2092 = br i1 %currWord_last_V, void %if.end33.i, void %if.then32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2092]   --->   Operation 47 'br' 'br_ln2092' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln2094 = store i2 0, i2 %state_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2094]   --->   Operation 48 'store' 'store_ln2094' <Predicate = (state_3_load == 3 & tmp_156_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln2095 = br void %if.end33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2095]   --->   Operation 49 'br' 'br_ln2095' <Predicate = (state_3_load == 3 & tmp_156_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln2096 = br void %if.end34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2096]   --->   Operation 50 'br' 'br_ln2096' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln2097 = br void %merge_rx_pkgs<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2097]   --->   Operation 51 'br' 'br_ln2097' <Predicate = (state_3_load == 3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rx_pkgShiftTypeFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2045]   --->   Operation 52 'nbreadreq' 'tmp_i' <Predicate = (state_3_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln2045 = br i1 %tmp_i, void %if.end6.i, void %if.then.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2045]   --->   Operation 53 'br' 'br_ln2045' <Predicate = (state_3_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.33ns)   --->   "%type = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rx_pkgShiftTypeFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047]   --->   Operation 54 'read' 'type' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (1.26ns)   --->   "%icmp_ln2048 = icmp_eq  i32 %type, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 55 'icmp' 'icmp_ln2048' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.26ns)   --->   "%icmp_ln2048_1 = icmp_eq  i32 %type, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 56 'icmp' 'icmp_ln2048_1' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln2048_1)   --->   "%select_ln2048 = select i1 %icmp_ln2048_1, i2 1, i2 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 57 'select' 'select_ln2048' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln2048_1)   --->   "%or_ln2048 = or i1 %icmp_ln2048_1, i1 %icmp_ln2048" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 58 'or' 'or_ln2048' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln2048_1 = select i1 %or_ln2048, i2 %select_ln2048, i2 3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048]   --->   Operation 59 'select' 'select_ln2048_1' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%store_ln2050 = store i2 %select_ln2048_1, i2 %state_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2050]   --->   Operation 60 'store' 'store_ln2050' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln2060 = br void %if.end6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2060]   --->   Operation 61 'br' 'br_ln2060' <Predicate = (state_3_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln2061 = br void %merge_rx_pkgs<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2061]   --->   Operation 62 'br' 'br_ln2061' <Predicate = (state_3_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln2079 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %rx_rethSift2mergerFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2079]   --->   Operation 63 'write' 'write_ln2079' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln2067 = zext i73 %trunc_ln2067" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2067]   --->   Operation 64 'zext' 'zext_ln2067' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%write_ln2067 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %zext_ln2067" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2067]   --->   Operation 65 'write' 'write_ln2067' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%write_ln2091 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %rx_exhNoShiftFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2091]   --->   Operation 66 'write' 'write_ln2091' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln2079 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %rx_rethSift2mergerFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2079]   --->   Operation 67 'write' 'write_ln2079' <Predicate = (state_3_load == 2 & tmp_157_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/2] (0.00ns)   --->   "%write_ln2067 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %zext_ln2067" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2067]   --->   Operation 68 'write' 'write_ln2067' <Predicate = (state_3_load == 1 & tmp_i_256)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%write_ln2091 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_mem_write_data, i128 %rx_exhNoShiftFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2091]   --->   Operation 69 'write' 'write_ln2091' <Predicate = (state_3_load == 3 & tmp_156_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_mem_write_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_pkgShiftTypeFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_aethSift2mergerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_rethSift2mergerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specinterface_ln0           (specinterface) [ 0000]
specpipeline_ln2023         (specpipeline ) [ 0000]
state_3_load                (load         ) [ 0111]
switch_ln2042               (switch       ) [ 0000]
tmp_157_i                   (nbreadreq    ) [ 0111]
br_ln2075                   (br           ) [ 0000]
rx_rethSift2mergerFifo_read (read         ) [ 0111]
currWord_last_V_16          (bitselect    ) [ 0100]
br_ln2080                   (br           ) [ 0000]
store_ln2082                (store        ) [ 0000]
br_ln2083                   (br           ) [ 0000]
br_ln2084                   (br           ) [ 0000]
br_ln2085                   (br           ) [ 0000]
tmp_i_256                   (nbreadreq    ) [ 0111]
br_ln2063                   (br           ) [ 0000]
rx_aethSift2mergerFifo_read (read         ) [ 0000]
currWord_last_V_15          (bitselect    ) [ 0100]
trunc_ln2067                (trunc        ) [ 0110]
br_ln2068                   (br           ) [ 0000]
store_ln2070                (store        ) [ 0000]
br_ln2071                   (br           ) [ 0000]
br_ln2072                   (br           ) [ 0000]
br_ln2073                   (br           ) [ 0000]
tmp_156_i                   (nbreadreq    ) [ 0111]
br_ln2087                   (br           ) [ 0000]
rx_exhNoShiftFifo_read      (read         ) [ 0111]
currWord_last_V             (bitselect    ) [ 0100]
br_ln2092                   (br           ) [ 0000]
store_ln2094                (store        ) [ 0000]
br_ln2095                   (br           ) [ 0000]
br_ln2096                   (br           ) [ 0000]
br_ln2097                   (br           ) [ 0000]
tmp_i                       (nbreadreq    ) [ 0100]
br_ln2045                   (br           ) [ 0000]
type                        (read         ) [ 0000]
icmp_ln2048                 (icmp         ) [ 0000]
icmp_ln2048_1               (icmp         ) [ 0000]
select_ln2048               (select       ) [ 0000]
or_ln2048                   (or           ) [ 0000]
select_ln2048_1             (select       ) [ 0000]
store_ln2050                (store        ) [ 0000]
br_ln2060                   (br           ) [ 0000]
br_ln2061                   (br           ) [ 0000]
zext_ln2067                 (zext         ) [ 0101]
write_ln2079                (write        ) [ 0000]
write_ln2067                (write        ) [ 0000]
write_ln2091                (write        ) [ 0000]
ret_ln0                     (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_mem_write_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_mem_write_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_pkgShiftTypeFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_pkgShiftTypeFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_aethSift2mergerFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_aethSift2mergerFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_rethSift2mergerFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_rethSift2mergerFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_exhNoShiftFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_157_i_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_157_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rx_rethSift2mergerFifo_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_rethSift2mergerFifo_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_i_256_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_256/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rx_aethSift2mergerFifo_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_aethSift2mergerFifo_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_156_i_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_156_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rx_exhNoShiftFifo_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_exhNoShiftFifo_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="type_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="type/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="128" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2079/2 write_ln2067/2 write_ln2091/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="state_3_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_3_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="currWord_last_V_16_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_16/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln2082_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2082/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="currWord_last_V_15_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="128" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_15/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln2067_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2067/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln2070_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2070/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="currWord_last_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln2094_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2094/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln2048_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2048/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln2048_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2048_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln2048_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2048/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln2048_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2048/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln2048_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2048_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln2050_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2050/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln2067_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="73" slack="1"/>
<pin id="207" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2067/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="state_3_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_3_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_157_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_157_i "/>
</bind>
</comp>

<comp id="217" class="1005" name="rx_rethSift2mergerFifo_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="1"/>
<pin id="219" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="rx_rethSift2mergerFifo_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_i_256_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_256 "/>
</bind>
</comp>

<comp id="232" class="1005" name="trunc_ln2067_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="73" slack="1"/>
<pin id="234" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2067 "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_156_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_156_i "/>
</bind>
</comp>

<comp id="241" class="1005" name="rx_exhNoShiftFifo_read_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="1"/>
<pin id="243" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="rx_exhNoShiftFifo_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="zext_ln2067_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="1"/>
<pin id="254" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln2067 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="74" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="74" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="102" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="102" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="171" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="165" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="177" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="212"><net_src comp="115" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="52" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="60" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="228"><net_src comp="66" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="141" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="240"><net_src comp="80" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="88" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="255"><net_src comp="205" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_mem_write_data | {3 }
	Port: state_3 | {1 }
	Port: rx_pkgShiftTypeFifo | {}
	Port: rx_aethSift2mergerFifo | {}
	Port: rx_rethSift2mergerFifo | {}
	Port: rx_exhNoShiftFifo | {}
 - Input state : 
	Port: merge_rx_pkgs<64> : m_axis_mem_write_data | {}
	Port: merge_rx_pkgs<64> : state_3 | {1 }
	Port: merge_rx_pkgs<64> : rx_pkgShiftTypeFifo | {1 }
	Port: merge_rx_pkgs<64> : rx_aethSift2mergerFifo | {1 }
	Port: merge_rx_pkgs<64> : rx_rethSift2mergerFifo | {1 }
	Port: merge_rx_pkgs<64> : rx_exhNoShiftFifo | {1 }
  - Chain level:
	State 1
		switch_ln2042 : 1
		br_ln2080 : 1
		br_ln2068 : 1
		br_ln2092 : 1
		select_ln2048 : 1
		or_ln2048 : 1
		select_ln2048_1 : 1
		store_ln2050 : 2
	State 2
		write_ln2067 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   icmp   |           icmp_ln2048_fu_165           |    0    |    18   |
|          |          icmp_ln2048_1_fu_171          |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|  select  |          select_ln2048_fu_177          |    0    |    2    |
|          |         select_ln2048_1_fu_191         |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|    or    |            or_ln2048_fu_185            |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|          |        tmp_157_i_nbreadreq_fu_52       |    0    |    0    |
| nbreadreq|        tmp_i_256_nbreadreq_fu_66       |    0    |    0    |
|          |        tmp_156_i_nbreadreq_fu_80       |    0    |    0    |
|          |          tmp_i_nbreadreq_fu_94         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          | rx_rethSift2mergerFifo_read_read_fu_60 |    0    |    0    |
|   read   | rx_aethSift2mergerFifo_read_read_fu_74 |    0    |    0    |
|          |    rx_exhNoShiftFifo_read_read_fu_88   |    0    |    0    |
|          |            type_read_fu_102            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |            grp_write_fu_108            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |        currWord_last_V_16_fu_119       |    0    |    0    |
| bitselect|        currWord_last_V_15_fu_133       |    0    |    0    |
|          |         currWord_last_V_fu_151         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |           trunc_ln2067_fu_141          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |           zext_ln2067_fu_205           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    42   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|   rx_exhNoShiftFifo_read_reg_241  |   128  |
|rx_rethSift2mergerFifo_read_reg_217|   128  |
|        state_3_load_reg_209       |    2   |
|         tmp_156_i_reg_237         |    1   |
|         tmp_157_i_reg_213         |    1   |
|         tmp_i_256_reg_225         |    1   |
|        trunc_ln2067_reg_232       |   73   |
|        zext_ln2067_reg_252        |   128  |
+-----------------------------------+--------+
|               Total               |   462  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p2  |   4  |  128 |   512  ||    17   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   512  || 0.872286||    17   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   17   |
|  Register |    -   |   462  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   462  |   59   |
+-----------+--------+--------+--------+
