{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 10:11:08 2013 " "Info: Processing started: Thu Apr 18 10:11:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyClock -c MyClock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MyClock EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design MyClock" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "17 17 " "Info: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 128 760 936 144 "pin_name" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { pin_name } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { pin_name } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Info: Pin led\[7\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[7] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Info: Pin led\[6\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[6] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Info: Pin led\[5\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[5] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Info: Pin led\[4\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[4] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Info: Pin led\[3\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[3] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Info: Pin led\[2\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[2] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Info: Pin led\[1\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[1] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Info: Pin led\[0\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 296 920 1096 312 "led\[7..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { led[0] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { led[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[5\] " "Info: Pin sel\[5\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[5] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[4\] " "Info: Pin sel\[4\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[4] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[3\] " "Info: Pin sel\[3\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[3] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Info: Pin sel\[2\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[2] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[1] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 336 920 1096 352 "sel\[5..0\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { sel[0] } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "scan_clk " "Info: Pin scan_clk not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { scan_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scan_clk Global clock in PIN L2 " "Info: Automatically promoted signal \"scan_clk\" to use Global clock in PIN L2" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN L3 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN L3" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start inferring scan chains for DSP blocks" {  } {  } 0 0 "Start inferring scan chains for DSP blocks" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Inferring scan chains for DSP blocks is complete" {  } {  } 0 0 "Inferring scan chains for DSP blocks is complete" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.30 0 15 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.30 VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 29 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 27 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.729 ns register register " "Info: Estimated most critical path is register to register delay of 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|count\[2\] 1 REG LAB_X46_Y14 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X46_Y14; Fanout = 14; REG Node = 'clock:inst\|count\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { clock:inst|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.443 ns) 0.962 ns clock:inst\|add~446 2 COMB LAB_X45_Y14 2 " "Info: 2: + IC(0.519 ns) + CELL(0.443 ns) = 0.962 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'clock:inst\|add~446'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.962 ns" { clock:inst|count[2] clock:inst|add~446 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 1.176 ns clock:inst\|add~441 3 COMB LAB_X45_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.214 ns) = 1.176 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'clock:inst\|add~441'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.214 ns" { clock:inst|add~446 clock:inst|add~441 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 1.645 ns clock:inst\|add~429 4 COMB LAB_X45_Y14 5 " "Info: 4: + IC(0.000 ns) + CELL(0.469 ns) = 1.645 ns; Loc. = LAB_X45_Y14; Fanout = 5; COMB Node = 'clock:inst\|add~429'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.469 ns" { clock:inst|add~441 clock:inst|add~429 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.102 ns) + CELL(0.366 ns) 2.113 ns clock:inst\|LessThan~545 5 COMB LAB_X45_Y14 2 " "Info: 5: + IC(0.102 ns) + CELL(0.366 ns) = 2.113 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'clock:inst\|LessThan~545'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.468 ns" { clock:inst|add~429 clock:inst|LessThan~545 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.223 ns) 2.729 ns clock:inst\|count\[1\] 6 REG LAB_X45_Y14 12 " "Info: 6: + IC(0.393 ns) + CELL(0.223 ns) = 2.729 ns; Loc. = LAB_X45_Y14; Fanout = 12; REG Node = 'clock:inst\|count\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "0.616 ns" { clock:inst|LessThan~545 clock:inst|count[1] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 62.84 % ) " "Info: Total cell delay = 1.715 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.014 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "2.729 ns" { clock:inst|count[2] clock:inst|add~446 clock:inst|add~441 clock:inst|add~429 clock:inst|LessThan~545 clock:inst|count[1] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pin_name GND " "Info: Pin pin_name has GND driving its datain port" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 128 760 936 144 "pin_name" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/altera/quartus51/MyClock/db/MyClock.quartus_db" { Floorplan "C:/altera/quartus51/MyClock/" "" "" { pin_name } "NODE_NAME" } "" } } { "C:/altera/quartus51/MyClock/MyClock.fld" "" { Floorplan "C:/altera/quartus51/MyClock/MyClock.fld" "" "" { pin_name } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 10:11:10 2013 " "Info: Processing ended: Thu Apr 18 10:11:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
