
Smart_Speedometr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b30  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001650  08005be8  08005be8  00006be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007238  08007238  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007238  08007238  00009074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007238  08007238  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007238  08007238  00008238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800723c  0800723c  0000823c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08007240  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e4  20000074  080072b4  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000858  080072b4  00009858  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001af2c  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036a7  00000000  00000000  00023fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  00027670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000181be  00000000  00000000  00028818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001d6aa  00000000  00000000  000409d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0009879f  00000000  00000000  0005e080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000f681f  2**0
                  CONTENTS, READONLY
 19 .debug_loclists 0000e707  00000000  00000000  000f6862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00000fce  00000000  00000000  00104f69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003688  00000000  00000000  00105f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001095c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000074 	.word	0x20000074
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08005bd0 	.word	0x08005bd0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000078 	.word	0x20000078
 80000fc:	08005bd0 	.word	0x08005bd0

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	@ 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <__aeabi_f2uiz>:
 8000400:	219e      	movs	r1, #158	@ 0x9e
 8000402:	b510      	push	{r4, lr}
 8000404:	05c9      	lsls	r1, r1, #23
 8000406:	1c04      	adds	r4, r0, #0
 8000408:	f000 fc70 	bl	8000cec <__aeabi_fcmpge>
 800040c:	2800      	cmp	r0, #0
 800040e:	d103      	bne.n	8000418 <__aeabi_f2uiz+0x18>
 8000410:	1c20      	adds	r0, r4, #0
 8000412:	f000 fbcb 	bl	8000bac <__aeabi_f2iz>
 8000416:	bd10      	pop	{r4, pc}
 8000418:	219e      	movs	r1, #158	@ 0x9e
 800041a:	1c20      	adds	r0, r4, #0
 800041c:	05c9      	lsls	r1, r1, #23
 800041e:	f000 f961 	bl	80006e4 <__aeabi_fsub>
 8000422:	f000 fbc3 	bl	8000bac <__aeabi_f2iz>
 8000426:	2380      	movs	r3, #128	@ 0x80
 8000428:	061b      	lsls	r3, r3, #24
 800042a:	469c      	mov	ip, r3
 800042c:	4460      	add	r0, ip
 800042e:	e7f2      	b.n	8000416 <__aeabi_f2uiz+0x16>

08000430 <__aeabi_fmul>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	464f      	mov	r7, r9
 8000434:	4646      	mov	r6, r8
 8000436:	46d6      	mov	lr, sl
 8000438:	0044      	lsls	r4, r0, #1
 800043a:	b5c0      	push	{r6, r7, lr}
 800043c:	0246      	lsls	r6, r0, #9
 800043e:	1c0f      	adds	r7, r1, #0
 8000440:	0a76      	lsrs	r6, r6, #9
 8000442:	0e24      	lsrs	r4, r4, #24
 8000444:	0fc5      	lsrs	r5, r0, #31
 8000446:	2c00      	cmp	r4, #0
 8000448:	d100      	bne.n	800044c <__aeabi_fmul+0x1c>
 800044a:	e0da      	b.n	8000602 <__aeabi_fmul+0x1d2>
 800044c:	2cff      	cmp	r4, #255	@ 0xff
 800044e:	d074      	beq.n	800053a <__aeabi_fmul+0x10a>
 8000450:	2380      	movs	r3, #128	@ 0x80
 8000452:	00f6      	lsls	r6, r6, #3
 8000454:	04db      	lsls	r3, r3, #19
 8000456:	431e      	orrs	r6, r3
 8000458:	2300      	movs	r3, #0
 800045a:	4699      	mov	r9, r3
 800045c:	469a      	mov	sl, r3
 800045e:	3c7f      	subs	r4, #127	@ 0x7f
 8000460:	027b      	lsls	r3, r7, #9
 8000462:	0a5b      	lsrs	r3, r3, #9
 8000464:	4698      	mov	r8, r3
 8000466:	007b      	lsls	r3, r7, #1
 8000468:	0e1b      	lsrs	r3, r3, #24
 800046a:	0fff      	lsrs	r7, r7, #31
 800046c:	2b00      	cmp	r3, #0
 800046e:	d074      	beq.n	800055a <__aeabi_fmul+0x12a>
 8000470:	2bff      	cmp	r3, #255	@ 0xff
 8000472:	d100      	bne.n	8000476 <__aeabi_fmul+0x46>
 8000474:	e08e      	b.n	8000594 <__aeabi_fmul+0x164>
 8000476:	4642      	mov	r2, r8
 8000478:	2180      	movs	r1, #128	@ 0x80
 800047a:	00d2      	lsls	r2, r2, #3
 800047c:	04c9      	lsls	r1, r1, #19
 800047e:	4311      	orrs	r1, r2
 8000480:	3b7f      	subs	r3, #127	@ 0x7f
 8000482:	002a      	movs	r2, r5
 8000484:	18e4      	adds	r4, r4, r3
 8000486:	464b      	mov	r3, r9
 8000488:	407a      	eors	r2, r7
 800048a:	4688      	mov	r8, r1
 800048c:	b2d2      	uxtb	r2, r2
 800048e:	2b0a      	cmp	r3, #10
 8000490:	dc75      	bgt.n	800057e <__aeabi_fmul+0x14e>
 8000492:	464b      	mov	r3, r9
 8000494:	2000      	movs	r0, #0
 8000496:	2b02      	cmp	r3, #2
 8000498:	dd0f      	ble.n	80004ba <__aeabi_fmul+0x8a>
 800049a:	4649      	mov	r1, r9
 800049c:	2301      	movs	r3, #1
 800049e:	408b      	lsls	r3, r1
 80004a0:	21a6      	movs	r1, #166	@ 0xa6
 80004a2:	00c9      	lsls	r1, r1, #3
 80004a4:	420b      	tst	r3, r1
 80004a6:	d169      	bne.n	800057c <__aeabi_fmul+0x14c>
 80004a8:	2190      	movs	r1, #144	@ 0x90
 80004aa:	0089      	lsls	r1, r1, #2
 80004ac:	420b      	tst	r3, r1
 80004ae:	d000      	beq.n	80004b2 <__aeabi_fmul+0x82>
 80004b0:	e100      	b.n	80006b4 <__aeabi_fmul+0x284>
 80004b2:	2188      	movs	r1, #136	@ 0x88
 80004b4:	4219      	tst	r1, r3
 80004b6:	d000      	beq.n	80004ba <__aeabi_fmul+0x8a>
 80004b8:	e0f5      	b.n	80006a6 <__aeabi_fmul+0x276>
 80004ba:	4641      	mov	r1, r8
 80004bc:	0409      	lsls	r1, r1, #16
 80004be:	0c09      	lsrs	r1, r1, #16
 80004c0:	4643      	mov	r3, r8
 80004c2:	0008      	movs	r0, r1
 80004c4:	0c35      	lsrs	r5, r6, #16
 80004c6:	0436      	lsls	r6, r6, #16
 80004c8:	0c1b      	lsrs	r3, r3, #16
 80004ca:	0c36      	lsrs	r6, r6, #16
 80004cc:	4370      	muls	r0, r6
 80004ce:	4369      	muls	r1, r5
 80004d0:	435e      	muls	r6, r3
 80004d2:	435d      	muls	r5, r3
 80004d4:	1876      	adds	r6, r6, r1
 80004d6:	0c03      	lsrs	r3, r0, #16
 80004d8:	199b      	adds	r3, r3, r6
 80004da:	4299      	cmp	r1, r3
 80004dc:	d903      	bls.n	80004e6 <__aeabi_fmul+0xb6>
 80004de:	2180      	movs	r1, #128	@ 0x80
 80004e0:	0249      	lsls	r1, r1, #9
 80004e2:	468c      	mov	ip, r1
 80004e4:	4465      	add	r5, ip
 80004e6:	0400      	lsls	r0, r0, #16
 80004e8:	0419      	lsls	r1, r3, #16
 80004ea:	0c00      	lsrs	r0, r0, #16
 80004ec:	1809      	adds	r1, r1, r0
 80004ee:	018e      	lsls	r6, r1, #6
 80004f0:	1e70      	subs	r0, r6, #1
 80004f2:	4186      	sbcs	r6, r0
 80004f4:	0c1b      	lsrs	r3, r3, #16
 80004f6:	0e89      	lsrs	r1, r1, #26
 80004f8:	195b      	adds	r3, r3, r5
 80004fa:	430e      	orrs	r6, r1
 80004fc:	019b      	lsls	r3, r3, #6
 80004fe:	431e      	orrs	r6, r3
 8000500:	011b      	lsls	r3, r3, #4
 8000502:	d46c      	bmi.n	80005de <__aeabi_fmul+0x1ae>
 8000504:	0023      	movs	r3, r4
 8000506:	337f      	adds	r3, #127	@ 0x7f
 8000508:	2b00      	cmp	r3, #0
 800050a:	dc00      	bgt.n	800050e <__aeabi_fmul+0xde>
 800050c:	e0b1      	b.n	8000672 <__aeabi_fmul+0x242>
 800050e:	0015      	movs	r5, r2
 8000510:	0771      	lsls	r1, r6, #29
 8000512:	d00b      	beq.n	800052c <__aeabi_fmul+0xfc>
 8000514:	200f      	movs	r0, #15
 8000516:	0021      	movs	r1, r4
 8000518:	4030      	ands	r0, r6
 800051a:	2804      	cmp	r0, #4
 800051c:	d006      	beq.n	800052c <__aeabi_fmul+0xfc>
 800051e:	3604      	adds	r6, #4
 8000520:	0132      	lsls	r2, r6, #4
 8000522:	d503      	bpl.n	800052c <__aeabi_fmul+0xfc>
 8000524:	4b6e      	ldr	r3, [pc, #440]	@ (80006e0 <__aeabi_fmul+0x2b0>)
 8000526:	401e      	ands	r6, r3
 8000528:	000b      	movs	r3, r1
 800052a:	3380      	adds	r3, #128	@ 0x80
 800052c:	2bfe      	cmp	r3, #254	@ 0xfe
 800052e:	dd00      	ble.n	8000532 <__aeabi_fmul+0x102>
 8000530:	e0bd      	b.n	80006ae <__aeabi_fmul+0x27e>
 8000532:	01b2      	lsls	r2, r6, #6
 8000534:	0a52      	lsrs	r2, r2, #9
 8000536:	b2db      	uxtb	r3, r3
 8000538:	e048      	b.n	80005cc <__aeabi_fmul+0x19c>
 800053a:	2e00      	cmp	r6, #0
 800053c:	d000      	beq.n	8000540 <__aeabi_fmul+0x110>
 800053e:	e092      	b.n	8000666 <__aeabi_fmul+0x236>
 8000540:	2308      	movs	r3, #8
 8000542:	4699      	mov	r9, r3
 8000544:	3b06      	subs	r3, #6
 8000546:	469a      	mov	sl, r3
 8000548:	027b      	lsls	r3, r7, #9
 800054a:	0a5b      	lsrs	r3, r3, #9
 800054c:	4698      	mov	r8, r3
 800054e:	007b      	lsls	r3, r7, #1
 8000550:	24ff      	movs	r4, #255	@ 0xff
 8000552:	0e1b      	lsrs	r3, r3, #24
 8000554:	0fff      	lsrs	r7, r7, #31
 8000556:	2b00      	cmp	r3, #0
 8000558:	d18a      	bne.n	8000470 <__aeabi_fmul+0x40>
 800055a:	4642      	mov	r2, r8
 800055c:	2a00      	cmp	r2, #0
 800055e:	d164      	bne.n	800062a <__aeabi_fmul+0x1fa>
 8000560:	4649      	mov	r1, r9
 8000562:	3201      	adds	r2, #1
 8000564:	4311      	orrs	r1, r2
 8000566:	4689      	mov	r9, r1
 8000568:	290a      	cmp	r1, #10
 800056a:	dc08      	bgt.n	800057e <__aeabi_fmul+0x14e>
 800056c:	407d      	eors	r5, r7
 800056e:	2001      	movs	r0, #1
 8000570:	b2ea      	uxtb	r2, r5
 8000572:	2902      	cmp	r1, #2
 8000574:	dc91      	bgt.n	800049a <__aeabi_fmul+0x6a>
 8000576:	0015      	movs	r5, r2
 8000578:	2200      	movs	r2, #0
 800057a:	e027      	b.n	80005cc <__aeabi_fmul+0x19c>
 800057c:	0015      	movs	r5, r2
 800057e:	4653      	mov	r3, sl
 8000580:	2b02      	cmp	r3, #2
 8000582:	d100      	bne.n	8000586 <__aeabi_fmul+0x156>
 8000584:	e093      	b.n	80006ae <__aeabi_fmul+0x27e>
 8000586:	2b03      	cmp	r3, #3
 8000588:	d01a      	beq.n	80005c0 <__aeabi_fmul+0x190>
 800058a:	2b01      	cmp	r3, #1
 800058c:	d12c      	bne.n	80005e8 <__aeabi_fmul+0x1b8>
 800058e:	2300      	movs	r3, #0
 8000590:	2200      	movs	r2, #0
 8000592:	e01b      	b.n	80005cc <__aeabi_fmul+0x19c>
 8000594:	4643      	mov	r3, r8
 8000596:	34ff      	adds	r4, #255	@ 0xff
 8000598:	2b00      	cmp	r3, #0
 800059a:	d055      	beq.n	8000648 <__aeabi_fmul+0x218>
 800059c:	2103      	movs	r1, #3
 800059e:	464b      	mov	r3, r9
 80005a0:	430b      	orrs	r3, r1
 80005a2:	0019      	movs	r1, r3
 80005a4:	2b0a      	cmp	r3, #10
 80005a6:	dc00      	bgt.n	80005aa <__aeabi_fmul+0x17a>
 80005a8:	e092      	b.n	80006d0 <__aeabi_fmul+0x2a0>
 80005aa:	2b0f      	cmp	r3, #15
 80005ac:	d000      	beq.n	80005b0 <__aeabi_fmul+0x180>
 80005ae:	e08c      	b.n	80006ca <__aeabi_fmul+0x29a>
 80005b0:	2280      	movs	r2, #128	@ 0x80
 80005b2:	03d2      	lsls	r2, r2, #15
 80005b4:	4216      	tst	r6, r2
 80005b6:	d003      	beq.n	80005c0 <__aeabi_fmul+0x190>
 80005b8:	4643      	mov	r3, r8
 80005ba:	4213      	tst	r3, r2
 80005bc:	d100      	bne.n	80005c0 <__aeabi_fmul+0x190>
 80005be:	e07d      	b.n	80006bc <__aeabi_fmul+0x28c>
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	03d2      	lsls	r2, r2, #15
 80005c4:	4332      	orrs	r2, r6
 80005c6:	0252      	lsls	r2, r2, #9
 80005c8:	0a52      	lsrs	r2, r2, #9
 80005ca:	23ff      	movs	r3, #255	@ 0xff
 80005cc:	05d8      	lsls	r0, r3, #23
 80005ce:	07ed      	lsls	r5, r5, #31
 80005d0:	4310      	orrs	r0, r2
 80005d2:	4328      	orrs	r0, r5
 80005d4:	bce0      	pop	{r5, r6, r7}
 80005d6:	46ba      	mov	sl, r7
 80005d8:	46b1      	mov	r9, r6
 80005da:	46a8      	mov	r8, r5
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005de:	2301      	movs	r3, #1
 80005e0:	0015      	movs	r5, r2
 80005e2:	0871      	lsrs	r1, r6, #1
 80005e4:	401e      	ands	r6, r3
 80005e6:	430e      	orrs	r6, r1
 80005e8:	0023      	movs	r3, r4
 80005ea:	3380      	adds	r3, #128	@ 0x80
 80005ec:	1c61      	adds	r1, r4, #1
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	dd41      	ble.n	8000676 <__aeabi_fmul+0x246>
 80005f2:	0772      	lsls	r2, r6, #29
 80005f4:	d094      	beq.n	8000520 <__aeabi_fmul+0xf0>
 80005f6:	220f      	movs	r2, #15
 80005f8:	4032      	ands	r2, r6
 80005fa:	2a04      	cmp	r2, #4
 80005fc:	d000      	beq.n	8000600 <__aeabi_fmul+0x1d0>
 80005fe:	e78e      	b.n	800051e <__aeabi_fmul+0xee>
 8000600:	e78e      	b.n	8000520 <__aeabi_fmul+0xf0>
 8000602:	2e00      	cmp	r6, #0
 8000604:	d105      	bne.n	8000612 <__aeabi_fmul+0x1e2>
 8000606:	2304      	movs	r3, #4
 8000608:	4699      	mov	r9, r3
 800060a:	3b03      	subs	r3, #3
 800060c:	2400      	movs	r4, #0
 800060e:	469a      	mov	sl, r3
 8000610:	e726      	b.n	8000460 <__aeabi_fmul+0x30>
 8000612:	0030      	movs	r0, r6
 8000614:	f000 fb74 	bl	8000d00 <__clzsi2>
 8000618:	2476      	movs	r4, #118	@ 0x76
 800061a:	1f43      	subs	r3, r0, #5
 800061c:	409e      	lsls	r6, r3
 800061e:	2300      	movs	r3, #0
 8000620:	4264      	negs	r4, r4
 8000622:	4699      	mov	r9, r3
 8000624:	469a      	mov	sl, r3
 8000626:	1a24      	subs	r4, r4, r0
 8000628:	e71a      	b.n	8000460 <__aeabi_fmul+0x30>
 800062a:	4640      	mov	r0, r8
 800062c:	f000 fb68 	bl	8000d00 <__clzsi2>
 8000630:	464b      	mov	r3, r9
 8000632:	1a24      	subs	r4, r4, r0
 8000634:	3c76      	subs	r4, #118	@ 0x76
 8000636:	2b0a      	cmp	r3, #10
 8000638:	dca1      	bgt.n	800057e <__aeabi_fmul+0x14e>
 800063a:	4643      	mov	r3, r8
 800063c:	3805      	subs	r0, #5
 800063e:	4083      	lsls	r3, r0
 8000640:	407d      	eors	r5, r7
 8000642:	4698      	mov	r8, r3
 8000644:	b2ea      	uxtb	r2, r5
 8000646:	e724      	b.n	8000492 <__aeabi_fmul+0x62>
 8000648:	464a      	mov	r2, r9
 800064a:	3302      	adds	r3, #2
 800064c:	4313      	orrs	r3, r2
 800064e:	002a      	movs	r2, r5
 8000650:	407a      	eors	r2, r7
 8000652:	b2d2      	uxtb	r2, r2
 8000654:	2b0a      	cmp	r3, #10
 8000656:	dc92      	bgt.n	800057e <__aeabi_fmul+0x14e>
 8000658:	4649      	mov	r1, r9
 800065a:	0015      	movs	r5, r2
 800065c:	2900      	cmp	r1, #0
 800065e:	d026      	beq.n	80006ae <__aeabi_fmul+0x27e>
 8000660:	4699      	mov	r9, r3
 8000662:	2002      	movs	r0, #2
 8000664:	e719      	b.n	800049a <__aeabi_fmul+0x6a>
 8000666:	230c      	movs	r3, #12
 8000668:	4699      	mov	r9, r3
 800066a:	3b09      	subs	r3, #9
 800066c:	24ff      	movs	r4, #255	@ 0xff
 800066e:	469a      	mov	sl, r3
 8000670:	e6f6      	b.n	8000460 <__aeabi_fmul+0x30>
 8000672:	0015      	movs	r5, r2
 8000674:	0021      	movs	r1, r4
 8000676:	2201      	movs	r2, #1
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	2b1b      	cmp	r3, #27
 800067c:	dd00      	ble.n	8000680 <__aeabi_fmul+0x250>
 800067e:	e786      	b.n	800058e <__aeabi_fmul+0x15e>
 8000680:	319e      	adds	r1, #158	@ 0x9e
 8000682:	0032      	movs	r2, r6
 8000684:	408e      	lsls	r6, r1
 8000686:	40da      	lsrs	r2, r3
 8000688:	1e73      	subs	r3, r6, #1
 800068a:	419e      	sbcs	r6, r3
 800068c:	4332      	orrs	r2, r6
 800068e:	0753      	lsls	r3, r2, #29
 8000690:	d004      	beq.n	800069c <__aeabi_fmul+0x26c>
 8000692:	230f      	movs	r3, #15
 8000694:	4013      	ands	r3, r2
 8000696:	2b04      	cmp	r3, #4
 8000698:	d000      	beq.n	800069c <__aeabi_fmul+0x26c>
 800069a:	3204      	adds	r2, #4
 800069c:	0153      	lsls	r3, r2, #5
 800069e:	d510      	bpl.n	80006c2 <__aeabi_fmul+0x292>
 80006a0:	2301      	movs	r3, #1
 80006a2:	2200      	movs	r2, #0
 80006a4:	e792      	b.n	80005cc <__aeabi_fmul+0x19c>
 80006a6:	003d      	movs	r5, r7
 80006a8:	4646      	mov	r6, r8
 80006aa:	4682      	mov	sl, r0
 80006ac:	e767      	b.n	800057e <__aeabi_fmul+0x14e>
 80006ae:	23ff      	movs	r3, #255	@ 0xff
 80006b0:	2200      	movs	r2, #0
 80006b2:	e78b      	b.n	80005cc <__aeabi_fmul+0x19c>
 80006b4:	2280      	movs	r2, #128	@ 0x80
 80006b6:	2500      	movs	r5, #0
 80006b8:	03d2      	lsls	r2, r2, #15
 80006ba:	e786      	b.n	80005ca <__aeabi_fmul+0x19a>
 80006bc:	003d      	movs	r5, r7
 80006be:	431a      	orrs	r2, r3
 80006c0:	e783      	b.n	80005ca <__aeabi_fmul+0x19a>
 80006c2:	0192      	lsls	r2, r2, #6
 80006c4:	2300      	movs	r3, #0
 80006c6:	0a52      	lsrs	r2, r2, #9
 80006c8:	e780      	b.n	80005cc <__aeabi_fmul+0x19c>
 80006ca:	003d      	movs	r5, r7
 80006cc:	4646      	mov	r6, r8
 80006ce:	e777      	b.n	80005c0 <__aeabi_fmul+0x190>
 80006d0:	002a      	movs	r2, r5
 80006d2:	2301      	movs	r3, #1
 80006d4:	407a      	eors	r2, r7
 80006d6:	408b      	lsls	r3, r1
 80006d8:	2003      	movs	r0, #3
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	e6e9      	b.n	80004b2 <__aeabi_fmul+0x82>
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	f7ffffff 	.word	0xf7ffffff

080006e4 <__aeabi_fsub>:
 80006e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006e6:	4647      	mov	r7, r8
 80006e8:	46ce      	mov	lr, r9
 80006ea:	0243      	lsls	r3, r0, #9
 80006ec:	b580      	push	{r7, lr}
 80006ee:	0a5f      	lsrs	r7, r3, #9
 80006f0:	099b      	lsrs	r3, r3, #6
 80006f2:	0045      	lsls	r5, r0, #1
 80006f4:	004a      	lsls	r2, r1, #1
 80006f6:	469c      	mov	ip, r3
 80006f8:	024b      	lsls	r3, r1, #9
 80006fa:	0fc4      	lsrs	r4, r0, #31
 80006fc:	0fce      	lsrs	r6, r1, #31
 80006fe:	0e2d      	lsrs	r5, r5, #24
 8000700:	0a58      	lsrs	r0, r3, #9
 8000702:	0e12      	lsrs	r2, r2, #24
 8000704:	0999      	lsrs	r1, r3, #6
 8000706:	2aff      	cmp	r2, #255	@ 0xff
 8000708:	d06b      	beq.n	80007e2 <__aeabi_fsub+0xfe>
 800070a:	2301      	movs	r3, #1
 800070c:	405e      	eors	r6, r3
 800070e:	1aab      	subs	r3, r5, r2
 8000710:	42b4      	cmp	r4, r6
 8000712:	d04b      	beq.n	80007ac <__aeabi_fsub+0xc8>
 8000714:	2b00      	cmp	r3, #0
 8000716:	dc00      	bgt.n	800071a <__aeabi_fsub+0x36>
 8000718:	e0ff      	b.n	800091a <__aeabi_fsub+0x236>
 800071a:	2a00      	cmp	r2, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_fsub+0x3c>
 800071e:	e088      	b.n	8000832 <__aeabi_fsub+0x14e>
 8000720:	2dff      	cmp	r5, #255	@ 0xff
 8000722:	d100      	bne.n	8000726 <__aeabi_fsub+0x42>
 8000724:	e0ef      	b.n	8000906 <__aeabi_fsub+0x222>
 8000726:	2280      	movs	r2, #128	@ 0x80
 8000728:	04d2      	lsls	r2, r2, #19
 800072a:	4311      	orrs	r1, r2
 800072c:	2001      	movs	r0, #1
 800072e:	2b1b      	cmp	r3, #27
 8000730:	dc08      	bgt.n	8000744 <__aeabi_fsub+0x60>
 8000732:	0008      	movs	r0, r1
 8000734:	2220      	movs	r2, #32
 8000736:	40d8      	lsrs	r0, r3
 8000738:	1ad3      	subs	r3, r2, r3
 800073a:	4099      	lsls	r1, r3
 800073c:	000b      	movs	r3, r1
 800073e:	1e5a      	subs	r2, r3, #1
 8000740:	4193      	sbcs	r3, r2
 8000742:	4318      	orrs	r0, r3
 8000744:	4663      	mov	r3, ip
 8000746:	1a1b      	subs	r3, r3, r0
 8000748:	469c      	mov	ip, r3
 800074a:	4663      	mov	r3, ip
 800074c:	015b      	lsls	r3, r3, #5
 800074e:	d400      	bmi.n	8000752 <__aeabi_fsub+0x6e>
 8000750:	e0cd      	b.n	80008ee <__aeabi_fsub+0x20a>
 8000752:	4663      	mov	r3, ip
 8000754:	019f      	lsls	r7, r3, #6
 8000756:	09bf      	lsrs	r7, r7, #6
 8000758:	0038      	movs	r0, r7
 800075a:	f000 fad1 	bl	8000d00 <__clzsi2>
 800075e:	003b      	movs	r3, r7
 8000760:	3805      	subs	r0, #5
 8000762:	4083      	lsls	r3, r0
 8000764:	4285      	cmp	r5, r0
 8000766:	dc00      	bgt.n	800076a <__aeabi_fsub+0x86>
 8000768:	e0a2      	b.n	80008b0 <__aeabi_fsub+0x1cc>
 800076a:	4ab7      	ldr	r2, [pc, #732]	@ (8000a48 <__aeabi_fsub+0x364>)
 800076c:	1a2d      	subs	r5, r5, r0
 800076e:	401a      	ands	r2, r3
 8000770:	4694      	mov	ip, r2
 8000772:	075a      	lsls	r2, r3, #29
 8000774:	d100      	bne.n	8000778 <__aeabi_fsub+0x94>
 8000776:	e0c3      	b.n	8000900 <__aeabi_fsub+0x21c>
 8000778:	220f      	movs	r2, #15
 800077a:	4013      	ands	r3, r2
 800077c:	2b04      	cmp	r3, #4
 800077e:	d100      	bne.n	8000782 <__aeabi_fsub+0x9e>
 8000780:	e0be      	b.n	8000900 <__aeabi_fsub+0x21c>
 8000782:	2304      	movs	r3, #4
 8000784:	4698      	mov	r8, r3
 8000786:	44c4      	add	ip, r8
 8000788:	4663      	mov	r3, ip
 800078a:	015b      	lsls	r3, r3, #5
 800078c:	d400      	bmi.n	8000790 <__aeabi_fsub+0xac>
 800078e:	e0b7      	b.n	8000900 <__aeabi_fsub+0x21c>
 8000790:	1c68      	adds	r0, r5, #1
 8000792:	2dfe      	cmp	r5, #254	@ 0xfe
 8000794:	d000      	beq.n	8000798 <__aeabi_fsub+0xb4>
 8000796:	e0a5      	b.n	80008e4 <__aeabi_fsub+0x200>
 8000798:	20ff      	movs	r0, #255	@ 0xff
 800079a:	2200      	movs	r2, #0
 800079c:	05c0      	lsls	r0, r0, #23
 800079e:	4310      	orrs	r0, r2
 80007a0:	07e4      	lsls	r4, r4, #31
 80007a2:	4320      	orrs	r0, r4
 80007a4:	bcc0      	pop	{r6, r7}
 80007a6:	46b9      	mov	r9, r7
 80007a8:	46b0      	mov	r8, r6
 80007aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	dc00      	bgt.n	80007b2 <__aeabi_fsub+0xce>
 80007b0:	e1eb      	b.n	8000b8a <__aeabi_fsub+0x4a6>
 80007b2:	2a00      	cmp	r2, #0
 80007b4:	d046      	beq.n	8000844 <__aeabi_fsub+0x160>
 80007b6:	2dff      	cmp	r5, #255	@ 0xff
 80007b8:	d100      	bne.n	80007bc <__aeabi_fsub+0xd8>
 80007ba:	e0a4      	b.n	8000906 <__aeabi_fsub+0x222>
 80007bc:	2280      	movs	r2, #128	@ 0x80
 80007be:	04d2      	lsls	r2, r2, #19
 80007c0:	4311      	orrs	r1, r2
 80007c2:	2b1b      	cmp	r3, #27
 80007c4:	dc00      	bgt.n	80007c8 <__aeabi_fsub+0xe4>
 80007c6:	e0fb      	b.n	80009c0 <__aeabi_fsub+0x2dc>
 80007c8:	2305      	movs	r3, #5
 80007ca:	4698      	mov	r8, r3
 80007cc:	002b      	movs	r3, r5
 80007ce:	44c4      	add	ip, r8
 80007d0:	4662      	mov	r2, ip
 80007d2:	08d7      	lsrs	r7, r2, #3
 80007d4:	2bff      	cmp	r3, #255	@ 0xff
 80007d6:	d100      	bne.n	80007da <__aeabi_fsub+0xf6>
 80007d8:	e095      	b.n	8000906 <__aeabi_fsub+0x222>
 80007da:	027a      	lsls	r2, r7, #9
 80007dc:	0a52      	lsrs	r2, r2, #9
 80007de:	b2d8      	uxtb	r0, r3
 80007e0:	e7dc      	b.n	800079c <__aeabi_fsub+0xb8>
 80007e2:	002b      	movs	r3, r5
 80007e4:	3bff      	subs	r3, #255	@ 0xff
 80007e6:	4699      	mov	r9, r3
 80007e8:	2900      	cmp	r1, #0
 80007ea:	d118      	bne.n	800081e <__aeabi_fsub+0x13a>
 80007ec:	2301      	movs	r3, #1
 80007ee:	405e      	eors	r6, r3
 80007f0:	42b4      	cmp	r4, r6
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fsub+0x112>
 80007f4:	e0ca      	b.n	800098c <__aeabi_fsub+0x2a8>
 80007f6:	464b      	mov	r3, r9
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d02d      	beq.n	8000858 <__aeabi_fsub+0x174>
 80007fc:	2d00      	cmp	r5, #0
 80007fe:	d000      	beq.n	8000802 <__aeabi_fsub+0x11e>
 8000800:	e13c      	b.n	8000a7c <__aeabi_fsub+0x398>
 8000802:	23ff      	movs	r3, #255	@ 0xff
 8000804:	4664      	mov	r4, ip
 8000806:	2c00      	cmp	r4, #0
 8000808:	d100      	bne.n	800080c <__aeabi_fsub+0x128>
 800080a:	e15f      	b.n	8000acc <__aeabi_fsub+0x3e8>
 800080c:	1e5d      	subs	r5, r3, #1
 800080e:	2b01      	cmp	r3, #1
 8000810:	d100      	bne.n	8000814 <__aeabi_fsub+0x130>
 8000812:	e174      	b.n	8000afe <__aeabi_fsub+0x41a>
 8000814:	0034      	movs	r4, r6
 8000816:	2bff      	cmp	r3, #255	@ 0xff
 8000818:	d074      	beq.n	8000904 <__aeabi_fsub+0x220>
 800081a:	002b      	movs	r3, r5
 800081c:	e103      	b.n	8000a26 <__aeabi_fsub+0x342>
 800081e:	42b4      	cmp	r4, r6
 8000820:	d100      	bne.n	8000824 <__aeabi_fsub+0x140>
 8000822:	e09c      	b.n	800095e <__aeabi_fsub+0x27a>
 8000824:	2b00      	cmp	r3, #0
 8000826:	d017      	beq.n	8000858 <__aeabi_fsub+0x174>
 8000828:	2d00      	cmp	r5, #0
 800082a:	d0ea      	beq.n	8000802 <__aeabi_fsub+0x11e>
 800082c:	0007      	movs	r7, r0
 800082e:	0034      	movs	r4, r6
 8000830:	e06c      	b.n	800090c <__aeabi_fsub+0x228>
 8000832:	2900      	cmp	r1, #0
 8000834:	d0cc      	beq.n	80007d0 <__aeabi_fsub+0xec>
 8000836:	1e5a      	subs	r2, r3, #1
 8000838:	2b01      	cmp	r3, #1
 800083a:	d02b      	beq.n	8000894 <__aeabi_fsub+0x1b0>
 800083c:	2bff      	cmp	r3, #255	@ 0xff
 800083e:	d062      	beq.n	8000906 <__aeabi_fsub+0x222>
 8000840:	0013      	movs	r3, r2
 8000842:	e773      	b.n	800072c <__aeabi_fsub+0x48>
 8000844:	2900      	cmp	r1, #0
 8000846:	d0c3      	beq.n	80007d0 <__aeabi_fsub+0xec>
 8000848:	1e5a      	subs	r2, r3, #1
 800084a:	2b01      	cmp	r3, #1
 800084c:	d100      	bne.n	8000850 <__aeabi_fsub+0x16c>
 800084e:	e11e      	b.n	8000a8e <__aeabi_fsub+0x3aa>
 8000850:	2bff      	cmp	r3, #255	@ 0xff
 8000852:	d058      	beq.n	8000906 <__aeabi_fsub+0x222>
 8000854:	0013      	movs	r3, r2
 8000856:	e7b4      	b.n	80007c2 <__aeabi_fsub+0xde>
 8000858:	22fe      	movs	r2, #254	@ 0xfe
 800085a:	1c6b      	adds	r3, r5, #1
 800085c:	421a      	tst	r2, r3
 800085e:	d10d      	bne.n	800087c <__aeabi_fsub+0x198>
 8000860:	2d00      	cmp	r5, #0
 8000862:	d060      	beq.n	8000926 <__aeabi_fsub+0x242>
 8000864:	4663      	mov	r3, ip
 8000866:	2b00      	cmp	r3, #0
 8000868:	d000      	beq.n	800086c <__aeabi_fsub+0x188>
 800086a:	e120      	b.n	8000aae <__aeabi_fsub+0x3ca>
 800086c:	2900      	cmp	r1, #0
 800086e:	d000      	beq.n	8000872 <__aeabi_fsub+0x18e>
 8000870:	e128      	b.n	8000ac4 <__aeabi_fsub+0x3e0>
 8000872:	2280      	movs	r2, #128	@ 0x80
 8000874:	2400      	movs	r4, #0
 8000876:	20ff      	movs	r0, #255	@ 0xff
 8000878:	03d2      	lsls	r2, r2, #15
 800087a:	e78f      	b.n	800079c <__aeabi_fsub+0xb8>
 800087c:	4663      	mov	r3, ip
 800087e:	1a5f      	subs	r7, r3, r1
 8000880:	017b      	lsls	r3, r7, #5
 8000882:	d500      	bpl.n	8000886 <__aeabi_fsub+0x1a2>
 8000884:	e0fe      	b.n	8000a84 <__aeabi_fsub+0x3a0>
 8000886:	2f00      	cmp	r7, #0
 8000888:	d000      	beq.n	800088c <__aeabi_fsub+0x1a8>
 800088a:	e765      	b.n	8000758 <__aeabi_fsub+0x74>
 800088c:	2400      	movs	r4, #0
 800088e:	2000      	movs	r0, #0
 8000890:	2200      	movs	r2, #0
 8000892:	e783      	b.n	800079c <__aeabi_fsub+0xb8>
 8000894:	4663      	mov	r3, ip
 8000896:	1a59      	subs	r1, r3, r1
 8000898:	014b      	lsls	r3, r1, #5
 800089a:	d400      	bmi.n	800089e <__aeabi_fsub+0x1ba>
 800089c:	e119      	b.n	8000ad2 <__aeabi_fsub+0x3ee>
 800089e:	018f      	lsls	r7, r1, #6
 80008a0:	09bf      	lsrs	r7, r7, #6
 80008a2:	0038      	movs	r0, r7
 80008a4:	f000 fa2c 	bl	8000d00 <__clzsi2>
 80008a8:	003b      	movs	r3, r7
 80008aa:	3805      	subs	r0, #5
 80008ac:	4083      	lsls	r3, r0
 80008ae:	2501      	movs	r5, #1
 80008b0:	2220      	movs	r2, #32
 80008b2:	1b40      	subs	r0, r0, r5
 80008b4:	3001      	adds	r0, #1
 80008b6:	1a12      	subs	r2, r2, r0
 80008b8:	0019      	movs	r1, r3
 80008ba:	4093      	lsls	r3, r2
 80008bc:	40c1      	lsrs	r1, r0
 80008be:	1e5a      	subs	r2, r3, #1
 80008c0:	4193      	sbcs	r3, r2
 80008c2:	4319      	orrs	r1, r3
 80008c4:	468c      	mov	ip, r1
 80008c6:	1e0b      	subs	r3, r1, #0
 80008c8:	d0e1      	beq.n	800088e <__aeabi_fsub+0x1aa>
 80008ca:	075b      	lsls	r3, r3, #29
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fsub+0x1ec>
 80008ce:	e152      	b.n	8000b76 <__aeabi_fsub+0x492>
 80008d0:	230f      	movs	r3, #15
 80008d2:	2500      	movs	r5, #0
 80008d4:	400b      	ands	r3, r1
 80008d6:	2b04      	cmp	r3, #4
 80008d8:	d000      	beq.n	80008dc <__aeabi_fsub+0x1f8>
 80008da:	e752      	b.n	8000782 <__aeabi_fsub+0x9e>
 80008dc:	2001      	movs	r0, #1
 80008de:	014a      	lsls	r2, r1, #5
 80008e0:	d400      	bmi.n	80008e4 <__aeabi_fsub+0x200>
 80008e2:	e092      	b.n	8000a0a <__aeabi_fsub+0x326>
 80008e4:	b2c0      	uxtb	r0, r0
 80008e6:	4663      	mov	r3, ip
 80008e8:	019a      	lsls	r2, r3, #6
 80008ea:	0a52      	lsrs	r2, r2, #9
 80008ec:	e756      	b.n	800079c <__aeabi_fsub+0xb8>
 80008ee:	4663      	mov	r3, ip
 80008f0:	075b      	lsls	r3, r3, #29
 80008f2:	d005      	beq.n	8000900 <__aeabi_fsub+0x21c>
 80008f4:	230f      	movs	r3, #15
 80008f6:	4662      	mov	r2, ip
 80008f8:	4013      	ands	r3, r2
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	d000      	beq.n	8000900 <__aeabi_fsub+0x21c>
 80008fe:	e740      	b.n	8000782 <__aeabi_fsub+0x9e>
 8000900:	002b      	movs	r3, r5
 8000902:	e765      	b.n	80007d0 <__aeabi_fsub+0xec>
 8000904:	0007      	movs	r7, r0
 8000906:	2f00      	cmp	r7, #0
 8000908:	d100      	bne.n	800090c <__aeabi_fsub+0x228>
 800090a:	e745      	b.n	8000798 <__aeabi_fsub+0xb4>
 800090c:	2280      	movs	r2, #128	@ 0x80
 800090e:	03d2      	lsls	r2, r2, #15
 8000910:	433a      	orrs	r2, r7
 8000912:	0252      	lsls	r2, r2, #9
 8000914:	20ff      	movs	r0, #255	@ 0xff
 8000916:	0a52      	lsrs	r2, r2, #9
 8000918:	e740      	b.n	800079c <__aeabi_fsub+0xb8>
 800091a:	2b00      	cmp	r3, #0
 800091c:	d179      	bne.n	8000a12 <__aeabi_fsub+0x32e>
 800091e:	22fe      	movs	r2, #254	@ 0xfe
 8000920:	1c6b      	adds	r3, r5, #1
 8000922:	421a      	tst	r2, r3
 8000924:	d1aa      	bne.n	800087c <__aeabi_fsub+0x198>
 8000926:	4663      	mov	r3, ip
 8000928:	2b00      	cmp	r3, #0
 800092a:	d100      	bne.n	800092e <__aeabi_fsub+0x24a>
 800092c:	e0f5      	b.n	8000b1a <__aeabi_fsub+0x436>
 800092e:	2900      	cmp	r1, #0
 8000930:	d100      	bne.n	8000934 <__aeabi_fsub+0x250>
 8000932:	e0d1      	b.n	8000ad8 <__aeabi_fsub+0x3f4>
 8000934:	1a5f      	subs	r7, r3, r1
 8000936:	2380      	movs	r3, #128	@ 0x80
 8000938:	04db      	lsls	r3, r3, #19
 800093a:	421f      	tst	r7, r3
 800093c:	d100      	bne.n	8000940 <__aeabi_fsub+0x25c>
 800093e:	e10e      	b.n	8000b5e <__aeabi_fsub+0x47a>
 8000940:	4662      	mov	r2, ip
 8000942:	2401      	movs	r4, #1
 8000944:	1a8a      	subs	r2, r1, r2
 8000946:	4694      	mov	ip, r2
 8000948:	2000      	movs	r0, #0
 800094a:	4034      	ands	r4, r6
 800094c:	2a00      	cmp	r2, #0
 800094e:	d100      	bne.n	8000952 <__aeabi_fsub+0x26e>
 8000950:	e724      	b.n	800079c <__aeabi_fsub+0xb8>
 8000952:	2001      	movs	r0, #1
 8000954:	421a      	tst	r2, r3
 8000956:	d1c6      	bne.n	80008e6 <__aeabi_fsub+0x202>
 8000958:	2300      	movs	r3, #0
 800095a:	08d7      	lsrs	r7, r2, #3
 800095c:	e73d      	b.n	80007da <__aeabi_fsub+0xf6>
 800095e:	2b00      	cmp	r3, #0
 8000960:	d017      	beq.n	8000992 <__aeabi_fsub+0x2ae>
 8000962:	2d00      	cmp	r5, #0
 8000964:	d000      	beq.n	8000968 <__aeabi_fsub+0x284>
 8000966:	e0af      	b.n	8000ac8 <__aeabi_fsub+0x3e4>
 8000968:	23ff      	movs	r3, #255	@ 0xff
 800096a:	4665      	mov	r5, ip
 800096c:	2d00      	cmp	r5, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_fsub+0x28e>
 8000970:	e0ad      	b.n	8000ace <__aeabi_fsub+0x3ea>
 8000972:	1e5e      	subs	r6, r3, #1
 8000974:	2b01      	cmp	r3, #1
 8000976:	d100      	bne.n	800097a <__aeabi_fsub+0x296>
 8000978:	e089      	b.n	8000a8e <__aeabi_fsub+0x3aa>
 800097a:	2bff      	cmp	r3, #255	@ 0xff
 800097c:	d0c2      	beq.n	8000904 <__aeabi_fsub+0x220>
 800097e:	2e1b      	cmp	r6, #27
 8000980:	dc00      	bgt.n	8000984 <__aeabi_fsub+0x2a0>
 8000982:	e0ab      	b.n	8000adc <__aeabi_fsub+0x3f8>
 8000984:	1d4b      	adds	r3, r1, #5
 8000986:	469c      	mov	ip, r3
 8000988:	0013      	movs	r3, r2
 800098a:	e721      	b.n	80007d0 <__aeabi_fsub+0xec>
 800098c:	464b      	mov	r3, r9
 800098e:	2b00      	cmp	r3, #0
 8000990:	d170      	bne.n	8000a74 <__aeabi_fsub+0x390>
 8000992:	22fe      	movs	r2, #254	@ 0xfe
 8000994:	1c6b      	adds	r3, r5, #1
 8000996:	421a      	tst	r2, r3
 8000998:	d15e      	bne.n	8000a58 <__aeabi_fsub+0x374>
 800099a:	2d00      	cmp	r5, #0
 800099c:	d000      	beq.n	80009a0 <__aeabi_fsub+0x2bc>
 800099e:	e0c3      	b.n	8000b28 <__aeabi_fsub+0x444>
 80009a0:	4663      	mov	r3, ip
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d100      	bne.n	80009a8 <__aeabi_fsub+0x2c4>
 80009a6:	e0d0      	b.n	8000b4a <__aeabi_fsub+0x466>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	d100      	bne.n	80009ae <__aeabi_fsub+0x2ca>
 80009ac:	e094      	b.n	8000ad8 <__aeabi_fsub+0x3f4>
 80009ae:	000a      	movs	r2, r1
 80009b0:	4462      	add	r2, ip
 80009b2:	0153      	lsls	r3, r2, #5
 80009b4:	d400      	bmi.n	80009b8 <__aeabi_fsub+0x2d4>
 80009b6:	e0d8      	b.n	8000b6a <__aeabi_fsub+0x486>
 80009b8:	0192      	lsls	r2, r2, #6
 80009ba:	2001      	movs	r0, #1
 80009bc:	0a52      	lsrs	r2, r2, #9
 80009be:	e6ed      	b.n	800079c <__aeabi_fsub+0xb8>
 80009c0:	0008      	movs	r0, r1
 80009c2:	2220      	movs	r2, #32
 80009c4:	40d8      	lsrs	r0, r3
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	4099      	lsls	r1, r3
 80009ca:	000b      	movs	r3, r1
 80009cc:	1e5a      	subs	r2, r3, #1
 80009ce:	4193      	sbcs	r3, r2
 80009d0:	4303      	orrs	r3, r0
 80009d2:	449c      	add	ip, r3
 80009d4:	4663      	mov	r3, ip
 80009d6:	015b      	lsls	r3, r3, #5
 80009d8:	d589      	bpl.n	80008ee <__aeabi_fsub+0x20a>
 80009da:	3501      	adds	r5, #1
 80009dc:	2dff      	cmp	r5, #255	@ 0xff
 80009de:	d100      	bne.n	80009e2 <__aeabi_fsub+0x2fe>
 80009e0:	e6da      	b.n	8000798 <__aeabi_fsub+0xb4>
 80009e2:	4662      	mov	r2, ip
 80009e4:	2301      	movs	r3, #1
 80009e6:	4919      	ldr	r1, [pc, #100]	@ (8000a4c <__aeabi_fsub+0x368>)
 80009e8:	4013      	ands	r3, r2
 80009ea:	0852      	lsrs	r2, r2, #1
 80009ec:	400a      	ands	r2, r1
 80009ee:	431a      	orrs	r2, r3
 80009f0:	0013      	movs	r3, r2
 80009f2:	4694      	mov	ip, r2
 80009f4:	075b      	lsls	r3, r3, #29
 80009f6:	d004      	beq.n	8000a02 <__aeabi_fsub+0x31e>
 80009f8:	230f      	movs	r3, #15
 80009fa:	4013      	ands	r3, r2
 80009fc:	2b04      	cmp	r3, #4
 80009fe:	d000      	beq.n	8000a02 <__aeabi_fsub+0x31e>
 8000a00:	e6bf      	b.n	8000782 <__aeabi_fsub+0x9e>
 8000a02:	4663      	mov	r3, ip
 8000a04:	015b      	lsls	r3, r3, #5
 8000a06:	d500      	bpl.n	8000a0a <__aeabi_fsub+0x326>
 8000a08:	e6c2      	b.n	8000790 <__aeabi_fsub+0xac>
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	08df      	lsrs	r7, r3, #3
 8000a0e:	002b      	movs	r3, r5
 8000a10:	e6e3      	b.n	80007da <__aeabi_fsub+0xf6>
 8000a12:	1b53      	subs	r3, r2, r5
 8000a14:	2d00      	cmp	r5, #0
 8000a16:	d100      	bne.n	8000a1a <__aeabi_fsub+0x336>
 8000a18:	e6f4      	b.n	8000804 <__aeabi_fsub+0x120>
 8000a1a:	2080      	movs	r0, #128	@ 0x80
 8000a1c:	4664      	mov	r4, ip
 8000a1e:	04c0      	lsls	r0, r0, #19
 8000a20:	4304      	orrs	r4, r0
 8000a22:	46a4      	mov	ip, r4
 8000a24:	0034      	movs	r4, r6
 8000a26:	2001      	movs	r0, #1
 8000a28:	2b1b      	cmp	r3, #27
 8000a2a:	dc09      	bgt.n	8000a40 <__aeabi_fsub+0x35c>
 8000a2c:	2520      	movs	r5, #32
 8000a2e:	4660      	mov	r0, ip
 8000a30:	40d8      	lsrs	r0, r3
 8000a32:	1aeb      	subs	r3, r5, r3
 8000a34:	4665      	mov	r5, ip
 8000a36:	409d      	lsls	r5, r3
 8000a38:	002b      	movs	r3, r5
 8000a3a:	1e5d      	subs	r5, r3, #1
 8000a3c:	41ab      	sbcs	r3, r5
 8000a3e:	4318      	orrs	r0, r3
 8000a40:	1a0b      	subs	r3, r1, r0
 8000a42:	469c      	mov	ip, r3
 8000a44:	0015      	movs	r5, r2
 8000a46:	e680      	b.n	800074a <__aeabi_fsub+0x66>
 8000a48:	fbffffff 	.word	0xfbffffff
 8000a4c:	7dffffff 	.word	0x7dffffff
 8000a50:	22fe      	movs	r2, #254	@ 0xfe
 8000a52:	1c6b      	adds	r3, r5, #1
 8000a54:	4213      	tst	r3, r2
 8000a56:	d0a3      	beq.n	80009a0 <__aeabi_fsub+0x2bc>
 8000a58:	2bff      	cmp	r3, #255	@ 0xff
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_fsub+0x37a>
 8000a5c:	e69c      	b.n	8000798 <__aeabi_fsub+0xb4>
 8000a5e:	4461      	add	r1, ip
 8000a60:	0849      	lsrs	r1, r1, #1
 8000a62:	074a      	lsls	r2, r1, #29
 8000a64:	d049      	beq.n	8000afa <__aeabi_fsub+0x416>
 8000a66:	220f      	movs	r2, #15
 8000a68:	400a      	ands	r2, r1
 8000a6a:	2a04      	cmp	r2, #4
 8000a6c:	d045      	beq.n	8000afa <__aeabi_fsub+0x416>
 8000a6e:	1d0a      	adds	r2, r1, #4
 8000a70:	4694      	mov	ip, r2
 8000a72:	e6ad      	b.n	80007d0 <__aeabi_fsub+0xec>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_fsub+0x396>
 8000a78:	e776      	b.n	8000968 <__aeabi_fsub+0x284>
 8000a7a:	e68d      	b.n	8000798 <__aeabi_fsub+0xb4>
 8000a7c:	0034      	movs	r4, r6
 8000a7e:	20ff      	movs	r0, #255	@ 0xff
 8000a80:	2200      	movs	r2, #0
 8000a82:	e68b      	b.n	800079c <__aeabi_fsub+0xb8>
 8000a84:	4663      	mov	r3, ip
 8000a86:	2401      	movs	r4, #1
 8000a88:	1acf      	subs	r7, r1, r3
 8000a8a:	4034      	ands	r4, r6
 8000a8c:	e664      	b.n	8000758 <__aeabi_fsub+0x74>
 8000a8e:	4461      	add	r1, ip
 8000a90:	014b      	lsls	r3, r1, #5
 8000a92:	d56d      	bpl.n	8000b70 <__aeabi_fsub+0x48c>
 8000a94:	0848      	lsrs	r0, r1, #1
 8000a96:	4944      	ldr	r1, [pc, #272]	@ (8000ba8 <__aeabi_fsub+0x4c4>)
 8000a98:	4001      	ands	r1, r0
 8000a9a:	0743      	lsls	r3, r0, #29
 8000a9c:	d02c      	beq.n	8000af8 <__aeabi_fsub+0x414>
 8000a9e:	230f      	movs	r3, #15
 8000aa0:	4003      	ands	r3, r0
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d028      	beq.n	8000af8 <__aeabi_fsub+0x414>
 8000aa6:	1d0b      	adds	r3, r1, #4
 8000aa8:	469c      	mov	ip, r3
 8000aaa:	2302      	movs	r3, #2
 8000aac:	e690      	b.n	80007d0 <__aeabi_fsub+0xec>
 8000aae:	2900      	cmp	r1, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_fsub+0x3d0>
 8000ab2:	e72b      	b.n	800090c <__aeabi_fsub+0x228>
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	03db      	lsls	r3, r3, #15
 8000ab8:	429f      	cmp	r7, r3
 8000aba:	d200      	bcs.n	8000abe <__aeabi_fsub+0x3da>
 8000abc:	e726      	b.n	800090c <__aeabi_fsub+0x228>
 8000abe:	4298      	cmp	r0, r3
 8000ac0:	d300      	bcc.n	8000ac4 <__aeabi_fsub+0x3e0>
 8000ac2:	e723      	b.n	800090c <__aeabi_fsub+0x228>
 8000ac4:	2401      	movs	r4, #1
 8000ac6:	4034      	ands	r4, r6
 8000ac8:	0007      	movs	r7, r0
 8000aca:	e71f      	b.n	800090c <__aeabi_fsub+0x228>
 8000acc:	0034      	movs	r4, r6
 8000ace:	468c      	mov	ip, r1
 8000ad0:	e67e      	b.n	80007d0 <__aeabi_fsub+0xec>
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	08cf      	lsrs	r7, r1, #3
 8000ad6:	e680      	b.n	80007da <__aeabi_fsub+0xf6>
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e67e      	b.n	80007da <__aeabi_fsub+0xf6>
 8000adc:	2020      	movs	r0, #32
 8000ade:	4665      	mov	r5, ip
 8000ae0:	1b80      	subs	r0, r0, r6
 8000ae2:	4085      	lsls	r5, r0
 8000ae4:	4663      	mov	r3, ip
 8000ae6:	0028      	movs	r0, r5
 8000ae8:	40f3      	lsrs	r3, r6
 8000aea:	1e45      	subs	r5, r0, #1
 8000aec:	41a8      	sbcs	r0, r5
 8000aee:	4303      	orrs	r3, r0
 8000af0:	469c      	mov	ip, r3
 8000af2:	0015      	movs	r5, r2
 8000af4:	448c      	add	ip, r1
 8000af6:	e76d      	b.n	80009d4 <__aeabi_fsub+0x2f0>
 8000af8:	2302      	movs	r3, #2
 8000afa:	08cf      	lsrs	r7, r1, #3
 8000afc:	e66d      	b.n	80007da <__aeabi_fsub+0xf6>
 8000afe:	1b0f      	subs	r7, r1, r4
 8000b00:	017b      	lsls	r3, r7, #5
 8000b02:	d528      	bpl.n	8000b56 <__aeabi_fsub+0x472>
 8000b04:	01bf      	lsls	r7, r7, #6
 8000b06:	09bf      	lsrs	r7, r7, #6
 8000b08:	0038      	movs	r0, r7
 8000b0a:	f000 f8f9 	bl	8000d00 <__clzsi2>
 8000b0e:	003b      	movs	r3, r7
 8000b10:	3805      	subs	r0, #5
 8000b12:	4083      	lsls	r3, r0
 8000b14:	0034      	movs	r4, r6
 8000b16:	2501      	movs	r5, #1
 8000b18:	e6ca      	b.n	80008b0 <__aeabi_fsub+0x1cc>
 8000b1a:	2900      	cmp	r1, #0
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_fsub+0x43c>
 8000b1e:	e6b5      	b.n	800088c <__aeabi_fsub+0x1a8>
 8000b20:	2401      	movs	r4, #1
 8000b22:	0007      	movs	r7, r0
 8000b24:	4034      	ands	r4, r6
 8000b26:	e658      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b28:	4663      	mov	r3, ip
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_fsub+0x44c>
 8000b2e:	e6e9      	b.n	8000904 <__aeabi_fsub+0x220>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d100      	bne.n	8000b36 <__aeabi_fsub+0x452>
 8000b34:	e6ea      	b.n	800090c <__aeabi_fsub+0x228>
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	03db      	lsls	r3, r3, #15
 8000b3a:	429f      	cmp	r7, r3
 8000b3c:	d200      	bcs.n	8000b40 <__aeabi_fsub+0x45c>
 8000b3e:	e6e5      	b.n	800090c <__aeabi_fsub+0x228>
 8000b40:	4298      	cmp	r0, r3
 8000b42:	d300      	bcc.n	8000b46 <__aeabi_fsub+0x462>
 8000b44:	e6e2      	b.n	800090c <__aeabi_fsub+0x228>
 8000b46:	0007      	movs	r7, r0
 8000b48:	e6e0      	b.n	800090c <__aeabi_fsub+0x228>
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_fsub+0x46c>
 8000b4e:	e69e      	b.n	800088e <__aeabi_fsub+0x1aa>
 8000b50:	2300      	movs	r3, #0
 8000b52:	08cf      	lsrs	r7, r1, #3
 8000b54:	e641      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b56:	0034      	movs	r4, r6
 8000b58:	2301      	movs	r3, #1
 8000b5a:	08ff      	lsrs	r7, r7, #3
 8000b5c:	e63d      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fsub+0x480>
 8000b62:	e693      	b.n	800088c <__aeabi_fsub+0x1a8>
 8000b64:	2300      	movs	r3, #0
 8000b66:	08ff      	lsrs	r7, r7, #3
 8000b68:	e637      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	08d7      	lsrs	r7, r2, #3
 8000b6e:	e634      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b70:	2301      	movs	r3, #1
 8000b72:	08cf      	lsrs	r7, r1, #3
 8000b74:	e631      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	000b      	movs	r3, r1
 8000b7a:	04d2      	lsls	r2, r2, #19
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	4013      	ands	r3, r2
 8000b80:	4211      	tst	r1, r2
 8000b82:	d000      	beq.n	8000b86 <__aeabi_fsub+0x4a2>
 8000b84:	e6ae      	b.n	80008e4 <__aeabi_fsub+0x200>
 8000b86:	08cf      	lsrs	r7, r1, #3
 8000b88:	e627      	b.n	80007da <__aeabi_fsub+0xf6>
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_fsub+0x4ac>
 8000b8e:	e75f      	b.n	8000a50 <__aeabi_fsub+0x36c>
 8000b90:	1b56      	subs	r6, r2, r5
 8000b92:	2d00      	cmp	r5, #0
 8000b94:	d101      	bne.n	8000b9a <__aeabi_fsub+0x4b6>
 8000b96:	0033      	movs	r3, r6
 8000b98:	e6e7      	b.n	800096a <__aeabi_fsub+0x286>
 8000b9a:	2380      	movs	r3, #128	@ 0x80
 8000b9c:	4660      	mov	r0, ip
 8000b9e:	04db      	lsls	r3, r3, #19
 8000ba0:	4318      	orrs	r0, r3
 8000ba2:	4684      	mov	ip, r0
 8000ba4:	e6eb      	b.n	800097e <__aeabi_fsub+0x29a>
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	7dffffff 	.word	0x7dffffff

08000bac <__aeabi_f2iz>:
 8000bac:	0241      	lsls	r1, r0, #9
 8000bae:	0042      	lsls	r2, r0, #1
 8000bb0:	0fc3      	lsrs	r3, r0, #31
 8000bb2:	0a49      	lsrs	r1, r1, #9
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	0e12      	lsrs	r2, r2, #24
 8000bb8:	2a7e      	cmp	r2, #126	@ 0x7e
 8000bba:	dd03      	ble.n	8000bc4 <__aeabi_f2iz+0x18>
 8000bbc:	2a9d      	cmp	r2, #157	@ 0x9d
 8000bbe:	dd02      	ble.n	8000bc6 <__aeabi_f2iz+0x1a>
 8000bc0:	4a09      	ldr	r2, [pc, #36]	@ (8000be8 <__aeabi_f2iz+0x3c>)
 8000bc2:	1898      	adds	r0, r3, r2
 8000bc4:	4770      	bx	lr
 8000bc6:	2080      	movs	r0, #128	@ 0x80
 8000bc8:	0400      	lsls	r0, r0, #16
 8000bca:	4301      	orrs	r1, r0
 8000bcc:	2a95      	cmp	r2, #149	@ 0x95
 8000bce:	dc07      	bgt.n	8000be0 <__aeabi_f2iz+0x34>
 8000bd0:	2096      	movs	r0, #150	@ 0x96
 8000bd2:	1a82      	subs	r2, r0, r2
 8000bd4:	40d1      	lsrs	r1, r2
 8000bd6:	4248      	negs	r0, r1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1f3      	bne.n	8000bc4 <__aeabi_f2iz+0x18>
 8000bdc:	0008      	movs	r0, r1
 8000bde:	e7f1      	b.n	8000bc4 <__aeabi_f2iz+0x18>
 8000be0:	3a96      	subs	r2, #150	@ 0x96
 8000be2:	4091      	lsls	r1, r2
 8000be4:	e7f7      	b.n	8000bd6 <__aeabi_f2iz+0x2a>
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	7fffffff 	.word	0x7fffffff

08000bec <__aeabi_i2f>:
 8000bec:	b570      	push	{r4, r5, r6, lr}
 8000bee:	2800      	cmp	r0, #0
 8000bf0:	d012      	beq.n	8000c18 <__aeabi_i2f+0x2c>
 8000bf2:	17c3      	asrs	r3, r0, #31
 8000bf4:	18c5      	adds	r5, r0, r3
 8000bf6:	405d      	eors	r5, r3
 8000bf8:	0fc4      	lsrs	r4, r0, #31
 8000bfa:	0028      	movs	r0, r5
 8000bfc:	f000 f880 	bl	8000d00 <__clzsi2>
 8000c00:	239e      	movs	r3, #158	@ 0x9e
 8000c02:	1a1b      	subs	r3, r3, r0
 8000c04:	2b96      	cmp	r3, #150	@ 0x96
 8000c06:	dc0f      	bgt.n	8000c28 <__aeabi_i2f+0x3c>
 8000c08:	2808      	cmp	r0, #8
 8000c0a:	d038      	beq.n	8000c7e <__aeabi_i2f+0x92>
 8000c0c:	3808      	subs	r0, #8
 8000c0e:	4085      	lsls	r5, r0
 8000c10:	026d      	lsls	r5, r5, #9
 8000c12:	0a6d      	lsrs	r5, r5, #9
 8000c14:	b2d8      	uxtb	r0, r3
 8000c16:	e002      	b.n	8000c1e <__aeabi_i2f+0x32>
 8000c18:	2400      	movs	r4, #0
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	2500      	movs	r5, #0
 8000c1e:	05c0      	lsls	r0, r0, #23
 8000c20:	4328      	orrs	r0, r5
 8000c22:	07e4      	lsls	r4, r4, #31
 8000c24:	4320      	orrs	r0, r4
 8000c26:	bd70      	pop	{r4, r5, r6, pc}
 8000c28:	2b99      	cmp	r3, #153	@ 0x99
 8000c2a:	dc14      	bgt.n	8000c56 <__aeabi_i2f+0x6a>
 8000c2c:	1f42      	subs	r2, r0, #5
 8000c2e:	4095      	lsls	r5, r2
 8000c30:	002a      	movs	r2, r5
 8000c32:	4915      	ldr	r1, [pc, #84]	@ (8000c88 <__aeabi_i2f+0x9c>)
 8000c34:	4011      	ands	r1, r2
 8000c36:	0755      	lsls	r5, r2, #29
 8000c38:	d01c      	beq.n	8000c74 <__aeabi_i2f+0x88>
 8000c3a:	250f      	movs	r5, #15
 8000c3c:	402a      	ands	r2, r5
 8000c3e:	2a04      	cmp	r2, #4
 8000c40:	d018      	beq.n	8000c74 <__aeabi_i2f+0x88>
 8000c42:	3104      	adds	r1, #4
 8000c44:	08ca      	lsrs	r2, r1, #3
 8000c46:	0149      	lsls	r1, r1, #5
 8000c48:	d515      	bpl.n	8000c76 <__aeabi_i2f+0x8a>
 8000c4a:	239f      	movs	r3, #159	@ 0x9f
 8000c4c:	0252      	lsls	r2, r2, #9
 8000c4e:	1a18      	subs	r0, r3, r0
 8000c50:	0a55      	lsrs	r5, r2, #9
 8000c52:	b2c0      	uxtb	r0, r0
 8000c54:	e7e3      	b.n	8000c1e <__aeabi_i2f+0x32>
 8000c56:	2205      	movs	r2, #5
 8000c58:	0029      	movs	r1, r5
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	40d1      	lsrs	r1, r2
 8000c5e:	0002      	movs	r2, r0
 8000c60:	321b      	adds	r2, #27
 8000c62:	4095      	lsls	r5, r2
 8000c64:	002a      	movs	r2, r5
 8000c66:	1e55      	subs	r5, r2, #1
 8000c68:	41aa      	sbcs	r2, r5
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	4906      	ldr	r1, [pc, #24]	@ (8000c88 <__aeabi_i2f+0x9c>)
 8000c6e:	4011      	ands	r1, r2
 8000c70:	0755      	lsls	r5, r2, #29
 8000c72:	d1e2      	bne.n	8000c3a <__aeabi_i2f+0x4e>
 8000c74:	08ca      	lsrs	r2, r1, #3
 8000c76:	0252      	lsls	r2, r2, #9
 8000c78:	0a55      	lsrs	r5, r2, #9
 8000c7a:	b2d8      	uxtb	r0, r3
 8000c7c:	e7cf      	b.n	8000c1e <__aeabi_i2f+0x32>
 8000c7e:	026d      	lsls	r5, r5, #9
 8000c80:	0a6d      	lsrs	r5, r5, #9
 8000c82:	308e      	adds	r0, #142	@ 0x8e
 8000c84:	e7cb      	b.n	8000c1e <__aeabi_i2f+0x32>
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	fbffffff 	.word	0xfbffffff

08000c8c <__aeabi_cfrcmple>:
 8000c8c:	4684      	mov	ip, r0
 8000c8e:	0008      	movs	r0, r1
 8000c90:	4661      	mov	r1, ip
 8000c92:	e7ff      	b.n	8000c94 <__aeabi_cfcmpeq>

08000c94 <__aeabi_cfcmpeq>:
 8000c94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000c96:	f000 f8c1 	bl	8000e1c <__lesf2>
 8000c9a:	2800      	cmp	r0, #0
 8000c9c:	d401      	bmi.n	8000ca2 <__aeabi_cfcmpeq+0xe>
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	42c8      	cmn	r0, r1
 8000ca2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000ca4 <__aeabi_fcmpeq>:
 8000ca4:	b510      	push	{r4, lr}
 8000ca6:	f000 f849 	bl	8000d3c <__eqsf2>
 8000caa:	4240      	negs	r0, r0
 8000cac:	3001      	adds	r0, #1
 8000cae:	bd10      	pop	{r4, pc}

08000cb0 <__aeabi_fcmplt>:
 8000cb0:	b510      	push	{r4, lr}
 8000cb2:	f000 f8b3 	bl	8000e1c <__lesf2>
 8000cb6:	2800      	cmp	r0, #0
 8000cb8:	db01      	blt.n	8000cbe <__aeabi_fcmplt+0xe>
 8000cba:	2000      	movs	r0, #0
 8000cbc:	bd10      	pop	{r4, pc}
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	bd10      	pop	{r4, pc}
 8000cc2:	46c0      	nop			@ (mov r8, r8)

08000cc4 <__aeabi_fcmple>:
 8000cc4:	b510      	push	{r4, lr}
 8000cc6:	f000 f8a9 	bl	8000e1c <__lesf2>
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	dd01      	ble.n	8000cd2 <__aeabi_fcmple+0xe>
 8000cce:	2000      	movs	r0, #0
 8000cd0:	bd10      	pop	{r4, pc}
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	bd10      	pop	{r4, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)

08000cd8 <__aeabi_fcmpgt>:
 8000cd8:	b510      	push	{r4, lr}
 8000cda:	f000 f857 	bl	8000d8c <__gesf2>
 8000cde:	2800      	cmp	r0, #0
 8000ce0:	dc01      	bgt.n	8000ce6 <__aeabi_fcmpgt+0xe>
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	bd10      	pop	{r4, pc}
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	bd10      	pop	{r4, pc}
 8000cea:	46c0      	nop			@ (mov r8, r8)

08000cec <__aeabi_fcmpge>:
 8000cec:	b510      	push	{r4, lr}
 8000cee:	f000 f84d 	bl	8000d8c <__gesf2>
 8000cf2:	2800      	cmp	r0, #0
 8000cf4:	da01      	bge.n	8000cfa <__aeabi_fcmpge+0xe>
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	bd10      	pop	{r4, pc}
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	bd10      	pop	{r4, pc}
 8000cfe:	46c0      	nop			@ (mov r8, r8)

08000d00 <__clzsi2>:
 8000d00:	211c      	movs	r1, #28
 8000d02:	2301      	movs	r3, #1
 8000d04:	041b      	lsls	r3, r3, #16
 8000d06:	4298      	cmp	r0, r3
 8000d08:	d301      	bcc.n	8000d0e <__clzsi2+0xe>
 8000d0a:	0c00      	lsrs	r0, r0, #16
 8000d0c:	3910      	subs	r1, #16
 8000d0e:	0a1b      	lsrs	r3, r3, #8
 8000d10:	4298      	cmp	r0, r3
 8000d12:	d301      	bcc.n	8000d18 <__clzsi2+0x18>
 8000d14:	0a00      	lsrs	r0, r0, #8
 8000d16:	3908      	subs	r1, #8
 8000d18:	091b      	lsrs	r3, r3, #4
 8000d1a:	4298      	cmp	r0, r3
 8000d1c:	d301      	bcc.n	8000d22 <__clzsi2+0x22>
 8000d1e:	0900      	lsrs	r0, r0, #4
 8000d20:	3904      	subs	r1, #4
 8000d22:	a202      	add	r2, pc, #8	@ (adr r2, 8000d2c <__clzsi2+0x2c>)
 8000d24:	5c10      	ldrb	r0, [r2, r0]
 8000d26:	1840      	adds	r0, r0, r1
 8000d28:	4770      	bx	lr
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	02020304 	.word	0x02020304
 8000d30:	01010101 	.word	0x01010101
	...

08000d3c <__eqsf2>:
 8000d3c:	b570      	push	{r4, r5, r6, lr}
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	024e      	lsls	r6, r1, #9
 8000d42:	004c      	lsls	r4, r1, #1
 8000d44:	0245      	lsls	r5, r0, #9
 8000d46:	0a6d      	lsrs	r5, r5, #9
 8000d48:	0e12      	lsrs	r2, r2, #24
 8000d4a:	0fc3      	lsrs	r3, r0, #31
 8000d4c:	0a76      	lsrs	r6, r6, #9
 8000d4e:	0e24      	lsrs	r4, r4, #24
 8000d50:	0fc9      	lsrs	r1, r1, #31
 8000d52:	2aff      	cmp	r2, #255	@ 0xff
 8000d54:	d010      	beq.n	8000d78 <__eqsf2+0x3c>
 8000d56:	2cff      	cmp	r4, #255	@ 0xff
 8000d58:	d00c      	beq.n	8000d74 <__eqsf2+0x38>
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	42a2      	cmp	r2, r4
 8000d5e:	d10a      	bne.n	8000d76 <__eqsf2+0x3a>
 8000d60:	42b5      	cmp	r5, r6
 8000d62:	d108      	bne.n	8000d76 <__eqsf2+0x3a>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d00f      	beq.n	8000d88 <__eqsf2+0x4c>
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	d104      	bne.n	8000d76 <__eqsf2+0x3a>
 8000d6c:	0028      	movs	r0, r5
 8000d6e:	1e43      	subs	r3, r0, #1
 8000d70:	4198      	sbcs	r0, r3
 8000d72:	e000      	b.n	8000d76 <__eqsf2+0x3a>
 8000d74:	2001      	movs	r0, #1
 8000d76:	bd70      	pop	{r4, r5, r6, pc}
 8000d78:	2001      	movs	r0, #1
 8000d7a:	2cff      	cmp	r4, #255	@ 0xff
 8000d7c:	d1fb      	bne.n	8000d76 <__eqsf2+0x3a>
 8000d7e:	4335      	orrs	r5, r6
 8000d80:	d1f9      	bne.n	8000d76 <__eqsf2+0x3a>
 8000d82:	404b      	eors	r3, r1
 8000d84:	0018      	movs	r0, r3
 8000d86:	e7f6      	b.n	8000d76 <__eqsf2+0x3a>
 8000d88:	2000      	movs	r0, #0
 8000d8a:	e7f4      	b.n	8000d76 <__eqsf2+0x3a>

08000d8c <__gesf2>:
 8000d8c:	b530      	push	{r4, r5, lr}
 8000d8e:	0042      	lsls	r2, r0, #1
 8000d90:	0244      	lsls	r4, r0, #9
 8000d92:	024d      	lsls	r5, r1, #9
 8000d94:	0fc3      	lsrs	r3, r0, #31
 8000d96:	0048      	lsls	r0, r1, #1
 8000d98:	0a64      	lsrs	r4, r4, #9
 8000d9a:	0e12      	lsrs	r2, r2, #24
 8000d9c:	0a6d      	lsrs	r5, r5, #9
 8000d9e:	0e00      	lsrs	r0, r0, #24
 8000da0:	0fc9      	lsrs	r1, r1, #31
 8000da2:	2aff      	cmp	r2, #255	@ 0xff
 8000da4:	d018      	beq.n	8000dd8 <__gesf2+0x4c>
 8000da6:	28ff      	cmp	r0, #255	@ 0xff
 8000da8:	d00a      	beq.n	8000dc0 <__gesf2+0x34>
 8000daa:	2a00      	cmp	r2, #0
 8000dac:	d11e      	bne.n	8000dec <__gesf2+0x60>
 8000dae:	2800      	cmp	r0, #0
 8000db0:	d10a      	bne.n	8000dc8 <__gesf2+0x3c>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d029      	beq.n	8000e0a <__gesf2+0x7e>
 8000db6:	2c00      	cmp	r4, #0
 8000db8:	d12d      	bne.n	8000e16 <__gesf2+0x8a>
 8000dba:	0048      	lsls	r0, r1, #1
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	bd30      	pop	{r4, r5, pc}
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	d125      	bne.n	8000e10 <__gesf2+0x84>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	d101      	bne.n	8000dcc <__gesf2+0x40>
 8000dc8:	2c00      	cmp	r4, #0
 8000dca:	d0f6      	beq.n	8000dba <__gesf2+0x2e>
 8000dcc:	428b      	cmp	r3, r1
 8000dce:	d019      	beq.n	8000e04 <__gesf2+0x78>
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	425b      	negs	r3, r3
 8000dd4:	4318      	orrs	r0, r3
 8000dd6:	e7f2      	b.n	8000dbe <__gesf2+0x32>
 8000dd8:	2c00      	cmp	r4, #0
 8000dda:	d119      	bne.n	8000e10 <__gesf2+0x84>
 8000ddc:	28ff      	cmp	r0, #255	@ 0xff
 8000dde:	d1f7      	bne.n	8000dd0 <__gesf2+0x44>
 8000de0:	2d00      	cmp	r5, #0
 8000de2:	d115      	bne.n	8000e10 <__gesf2+0x84>
 8000de4:	2000      	movs	r0, #0
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d1f2      	bne.n	8000dd0 <__gesf2+0x44>
 8000dea:	e7e8      	b.n	8000dbe <__gesf2+0x32>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	d0ef      	beq.n	8000dd0 <__gesf2+0x44>
 8000df0:	428b      	cmp	r3, r1
 8000df2:	d1ed      	bne.n	8000dd0 <__gesf2+0x44>
 8000df4:	4282      	cmp	r2, r0
 8000df6:	dceb      	bgt.n	8000dd0 <__gesf2+0x44>
 8000df8:	db04      	blt.n	8000e04 <__gesf2+0x78>
 8000dfa:	42ac      	cmp	r4, r5
 8000dfc:	d8e8      	bhi.n	8000dd0 <__gesf2+0x44>
 8000dfe:	2000      	movs	r0, #0
 8000e00:	42ac      	cmp	r4, r5
 8000e02:	d2dc      	bcs.n	8000dbe <__gesf2+0x32>
 8000e04:	0058      	lsls	r0, r3, #1
 8000e06:	3801      	subs	r0, #1
 8000e08:	e7d9      	b.n	8000dbe <__gesf2+0x32>
 8000e0a:	2c00      	cmp	r4, #0
 8000e0c:	d0d7      	beq.n	8000dbe <__gesf2+0x32>
 8000e0e:	e7df      	b.n	8000dd0 <__gesf2+0x44>
 8000e10:	2002      	movs	r0, #2
 8000e12:	4240      	negs	r0, r0
 8000e14:	e7d3      	b.n	8000dbe <__gesf2+0x32>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d1da      	bne.n	8000dd0 <__gesf2+0x44>
 8000e1a:	e7ee      	b.n	8000dfa <__gesf2+0x6e>

08000e1c <__lesf2>:
 8000e1c:	b530      	push	{r4, r5, lr}
 8000e1e:	0042      	lsls	r2, r0, #1
 8000e20:	0244      	lsls	r4, r0, #9
 8000e22:	024d      	lsls	r5, r1, #9
 8000e24:	0fc3      	lsrs	r3, r0, #31
 8000e26:	0048      	lsls	r0, r1, #1
 8000e28:	0a64      	lsrs	r4, r4, #9
 8000e2a:	0e12      	lsrs	r2, r2, #24
 8000e2c:	0a6d      	lsrs	r5, r5, #9
 8000e2e:	0e00      	lsrs	r0, r0, #24
 8000e30:	0fc9      	lsrs	r1, r1, #31
 8000e32:	2aff      	cmp	r2, #255	@ 0xff
 8000e34:	d017      	beq.n	8000e66 <__lesf2+0x4a>
 8000e36:	28ff      	cmp	r0, #255	@ 0xff
 8000e38:	d00a      	beq.n	8000e50 <__lesf2+0x34>
 8000e3a:	2a00      	cmp	r2, #0
 8000e3c:	d11b      	bne.n	8000e76 <__lesf2+0x5a>
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	d10a      	bne.n	8000e58 <__lesf2+0x3c>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d01d      	beq.n	8000e82 <__lesf2+0x66>
 8000e46:	2c00      	cmp	r4, #0
 8000e48:	d12d      	bne.n	8000ea6 <__lesf2+0x8a>
 8000e4a:	0048      	lsls	r0, r1, #1
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	e011      	b.n	8000e74 <__lesf2+0x58>
 8000e50:	2d00      	cmp	r5, #0
 8000e52:	d10e      	bne.n	8000e72 <__lesf2+0x56>
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	d101      	bne.n	8000e5c <__lesf2+0x40>
 8000e58:	2c00      	cmp	r4, #0
 8000e5a:	d0f6      	beq.n	8000e4a <__lesf2+0x2e>
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d10c      	bne.n	8000e7a <__lesf2+0x5e>
 8000e60:	0058      	lsls	r0, r3, #1
 8000e62:	3801      	subs	r0, #1
 8000e64:	e006      	b.n	8000e74 <__lesf2+0x58>
 8000e66:	2c00      	cmp	r4, #0
 8000e68:	d103      	bne.n	8000e72 <__lesf2+0x56>
 8000e6a:	28ff      	cmp	r0, #255	@ 0xff
 8000e6c:	d105      	bne.n	8000e7a <__lesf2+0x5e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d015      	beq.n	8000e9e <__lesf2+0x82>
 8000e72:	2002      	movs	r0, #2
 8000e74:	bd30      	pop	{r4, r5, pc}
 8000e76:	2800      	cmp	r0, #0
 8000e78:	d106      	bne.n	8000e88 <__lesf2+0x6c>
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	425b      	negs	r3, r3
 8000e7e:	4318      	orrs	r0, r3
 8000e80:	e7f8      	b.n	8000e74 <__lesf2+0x58>
 8000e82:	2c00      	cmp	r4, #0
 8000e84:	d0f6      	beq.n	8000e74 <__lesf2+0x58>
 8000e86:	e7f8      	b.n	8000e7a <__lesf2+0x5e>
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d1f6      	bne.n	8000e7a <__lesf2+0x5e>
 8000e8c:	4282      	cmp	r2, r0
 8000e8e:	dcf4      	bgt.n	8000e7a <__lesf2+0x5e>
 8000e90:	dbe6      	blt.n	8000e60 <__lesf2+0x44>
 8000e92:	42ac      	cmp	r4, r5
 8000e94:	d8f1      	bhi.n	8000e7a <__lesf2+0x5e>
 8000e96:	2000      	movs	r0, #0
 8000e98:	42ac      	cmp	r4, r5
 8000e9a:	d2eb      	bcs.n	8000e74 <__lesf2+0x58>
 8000e9c:	e7e0      	b.n	8000e60 <__lesf2+0x44>
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	428b      	cmp	r3, r1
 8000ea2:	d1ea      	bne.n	8000e7a <__lesf2+0x5e>
 8000ea4:	e7e6      	b.n	8000e74 <__lesf2+0x58>
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d1e7      	bne.n	8000e7a <__lesf2+0x5e>
 8000eaa:	e7f2      	b.n	8000e92 <__lesf2+0x76>

08000eac <HAL_GPIO_EXTI_Falling_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){		// EXTI Handler Falling SWITCHERS
	if(GPIO_Pin == Sw1_Pin)
 8000eac:	2801      	cmp	r0, #1
 8000eae:	d007      	beq.n	8000ec0 <HAL_GPIO_EXTI_Falling_Callback+0x14>
		sw1 =1 ;

	if(GPIO_Pin == Sw2_Pin)
 8000eb0:	2880      	cmp	r0, #128	@ 0x80
 8000eb2:	d009      	beq.n	8000ec8 <HAL_GPIO_EXTI_Falling_Callback+0x1c>
		sw2 = 1;

	if(GPIO_Pin == Sw3_Pin)
 8000eb4:	2840      	cmp	r0, #64	@ 0x40
 8000eb6:	d106      	bne.n	8000ec6 <HAL_GPIO_EXTI_Falling_Callback+0x1a>
		sw3 = 1;
 8000eb8:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <HAL_GPIO_EXTI_Falling_Callback+0x24>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]

}
 8000ebe:	e002      	b.n	8000ec6 <HAL_GPIO_EXTI_Falling_Callback+0x1a>
		sw1 =1 ;
 8000ec0:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <HAL_GPIO_EXTI_Falling_Callback+0x28>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
}
 8000ec6:	4770      	bx	lr
		sw2 = 1;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	@ (8000ed8 <HAL_GPIO_EXTI_Falling_Callback+0x2c>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	701a      	strb	r2, [r3, #0]
	if(GPIO_Pin == Sw3_Pin)
 8000ece:	e7fa      	b.n	8000ec6 <HAL_GPIO_EXTI_Falling_Callback+0x1a>
 8000ed0:	2000009e 	.word	0x2000009e
 8000ed4:	200000a0 	.word	0x200000a0
 8000ed8:	2000009f 	.word	0x2000009f

08000edc <HAL_GPIO_EXTI_Rising_Callback>:
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){		// EXTI Handler Rising SWITCHERS
	if(GPIO_Pin == Sw1_Pin)
 8000edc:	2801      	cmp	r0, #1
 8000ede:	d007      	beq.n	8000ef0 <HAL_GPIO_EXTI_Rising_Callback+0x14>
		sw1 = 0;

	if(GPIO_Pin == Sw2_Pin)
 8000ee0:	2880      	cmp	r0, #128	@ 0x80
 8000ee2:	d009      	beq.n	8000ef8 <HAL_GPIO_EXTI_Rising_Callback+0x1c>
		sw2 = 0;

	if(GPIO_Pin == Sw3_Pin)
 8000ee4:	2840      	cmp	r0, #64	@ 0x40
 8000ee6:	d106      	bne.n	8000ef6 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
		sw3 = 0;
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <HAL_GPIO_EXTI_Rising_Callback+0x24>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]

}
 8000eee:	e002      	b.n	8000ef6 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
		sw1 = 0;
 8000ef0:	4b04      	ldr	r3, [pc, #16]	@ (8000f04 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
}
 8000ef6:	4770      	bx	lr
		sw2 = 0;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	@ (8000f08 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
	if(GPIO_Pin == Sw3_Pin)
 8000efe:	e7fa      	b.n	8000ef6 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
 8000f00:	2000009e 	.word	0x2000009e
 8000f04:	200000a0 	.word	0x200000a0
 8000f08:	2000009f 	.word	0x2000009f

08000f0c <HAL_ADC_LevelOutOfWindowCallback>:


void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc) 		// ADC Analog WatchDog Handler
{

	if(tim3)
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <HAL_ADC_LevelOutOfWindowCallback+0x18>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d003      	beq.n	8000f1c <HAL_ADC_LevelOutOfWindowCallback+0x10>
	impulse = 1;
 8000f14:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	701a      	strb	r2, [r3, #0]
	else
	 impulse = 0;

}
 8000f1a:	4770      	bx	lr
	 impulse = 0;
 8000f1c:	4b02      	ldr	r3, [pc, #8]	@ (8000f28 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
}
 8000f22:	e7fa      	b.n	8000f1a <HAL_ADC_LevelOutOfWindowCallback+0xe>
 8000f24:	20000014 	.word	0x20000014
 8000f28:	2000009c 	.word	0x2000009c

08000f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f2c:	b500      	push	{lr}
 8000f2e:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f30:	2234      	movs	r2, #52	@ 0x34
 8000f32:	2100      	movs	r1, #0
 8000f34:	a805      	add	r0, sp, #20
 8000f36:	f004 f9d1 	bl	80052dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	a801      	add	r0, sp, #4
 8000f40:	f004 f9cc 	bl	80052dc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f44:	2080      	movs	r0, #128	@ 0x80
 8000f46:	0080      	lsls	r0, r0, #2
 8000f48:	f003 f834 	bl	8003fb4 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f4c:	f003 f828 	bl	8003fa0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f50:	4a19      	ldr	r2, [pc, #100]	@ (8000fb8 <SystemClock_Config+0x8c>)
 8000f52:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8000f54:	2118      	movs	r1, #24
 8000f56:	438b      	bics	r3, r1
 8000f58:	65d3      	str	r3, [r2, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000f5a:	2306      	movs	r3, #6
 8000f5c:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f5e:	3b05      	subs	r3, #5
 8000f60:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f62:	33ff      	adds	r3, #255	@ 0xff
 8000f64:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f6a:	2240      	movs	r2, #64	@ 0x40
 8000f6c:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6e:	3a3e      	subs	r2, #62	@ 0x3e
 8000f70:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f72:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f74:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000f76:	3308      	adds	r3, #8
 8000f78:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000f7a:	23e0      	movs	r3, #224	@ 0xe0
 8000f7c:	031b      	lsls	r3, r3, #12
 8000f7e:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8000f80:	23e0      	movs	r3, #224	@ 0xe0
 8000f82:	061b      	lsls	r3, r3, #24
 8000f84:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	a805      	add	r0, sp, #20
 8000f88:	f003 f846 	bl	8004018 <HAL_RCC_OscConfig>
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	d10e      	bne.n	8000fae <SystemClock_Config+0x82>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f90:	2307      	movs	r3, #7
 8000f92:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f94:	3b05      	subs	r3, #5
 8000f96:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f9c:	9304      	str	r3, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	a801      	add	r0, sp, #4
 8000fa2:	f003 fb1f 	bl	80045e4 <HAL_RCC_ClockConfig>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	d103      	bne.n	8000fb2 <SystemClock_Config+0x86>
  {
    Error_Handler();
  }
}
 8000faa:	b013      	add	sp, #76	@ 0x4c
 8000fac:	bd00      	pop	{pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fae:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <SystemClock_Config+0x84>
 8000fb2:	b672      	cpsid	i
 8000fb4:	e7fe      	b.n	8000fb4 <SystemClock_Config+0x88>
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	40021000 	.word	0x40021000

08000fbc <WriteTime>:
void WriteTime(){
 8000fbc:	b530      	push	{r4, r5, lr}
 8000fbe:	b083      	sub	sp, #12
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000fc0:	4c32      	ldr	r4, [pc, #200]	@ (800108c <WriteTime+0xd0>)
 8000fc2:	4d33      	ldr	r5, [pc, #204]	@ (8001090 <WriteTime+0xd4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	0021      	movs	r1, r4
 8000fc8:	0028      	movs	r0, r5
 8000fca:	f003 fdf3 	bl	8004bb4 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000fce:	4931      	ldr	r1, [pc, #196]	@ (8001094 <WriteTime+0xd8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	0028      	movs	r0, r5
 8000fd4:	f003 fe18 	bl	8004c08 <HAL_RTC_GetDate>
		  if(sTime.Seconds < 10 && sTime.Minutes < 10 && sTime.Hours < 10)
 8000fd8:	78a4      	ldrb	r4, [r4, #2]
 8000fda:	2c09      	cmp	r4, #9
 8000fdc:	d831      	bhi.n	8001042 <WriteTime+0x86>
 8000fde:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <WriteTime+0xd0>)
 8000fe0:	785b      	ldrb	r3, [r3, #1]
 8000fe2:	2b09      	cmp	r3, #9
 8000fe4:	d83b      	bhi.n	800105e <WriteTime+0xa2>
 8000fe6:	4a29      	ldr	r2, [pc, #164]	@ (800108c <WriteTime+0xd0>)
 8000fe8:	7812      	ldrb	r2, [r2, #0]
 8000fea:	2a09      	cmp	r2, #9
 8000fec:	d907      	bls.n	8000ffe <WriteTime+0x42>
			  sprintf(buf, "%d:0%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000fee:	4a27      	ldr	r2, [pc, #156]	@ (800108c <WriteTime+0xd0>)
 8000ff0:	7812      	ldrb	r2, [r2, #0]
 8000ff2:	4929      	ldr	r1, [pc, #164]	@ (8001098 <WriteTime+0xdc>)
 8000ff4:	4829      	ldr	r0, [pc, #164]	@ (800109c <WriteTime+0xe0>)
 8000ff6:	9400      	str	r4, [sp, #0]
 8000ff8:	f004 f94e 	bl	8005298 <siprintf>
 8000ffc:	e03a      	b.n	8001074 <WriteTime+0xb8>
			  sprintf(buf, "0%d:0%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000ffe:	4928      	ldr	r1, [pc, #160]	@ (80010a0 <WriteTime+0xe4>)
 8001000:	4826      	ldr	r0, [pc, #152]	@ (800109c <WriteTime+0xe0>)
 8001002:	9400      	str	r4, [sp, #0]
 8001004:	f004 f948 	bl	8005298 <siprintf>
 8001008:	e034      	b.n	8001074 <WriteTime+0xb8>
			  sprintf(buf, "0%d:%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800100a:	4926      	ldr	r1, [pc, #152]	@ (80010a4 <WriteTime+0xe8>)
 800100c:	4823      	ldr	r0, [pc, #140]	@ (800109c <WriteTime+0xe0>)
 800100e:	9400      	str	r4, [sp, #0]
 8001010:	f004 f942 	bl	8005298 <siprintf>
 8001014:	e02e      	b.n	8001074 <WriteTime+0xb8>
			  sprintf(buf, "0%d:0%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001016:	4924      	ldr	r1, [pc, #144]	@ (80010a8 <WriteTime+0xec>)
 8001018:	4820      	ldr	r0, [pc, #128]	@ (800109c <WriteTime+0xe0>)
 800101a:	9400      	str	r4, [sp, #0]
 800101c:	f004 f93c 	bl	8005298 <siprintf>
 8001020:	e028      	b.n	8001074 <WriteTime+0xb8>
		  else if(sTime.Minutes < 10)
 8001022:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <WriteTime+0xd0>)
 8001024:	785b      	ldrb	r3, [r3, #1]
 8001026:	2b09      	cmp	r3, #9
 8001028:	d905      	bls.n	8001036 <WriteTime+0x7a>
			  sprintf(buf, "%d:%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800102a:	4920      	ldr	r1, [pc, #128]	@ (80010ac <WriteTime+0xf0>)
 800102c:	481b      	ldr	r0, [pc, #108]	@ (800109c <WriteTime+0xe0>)
 800102e:	9400      	str	r4, [sp, #0]
 8001030:	f004 f932 	bl	8005298 <siprintf>
 8001034:	e01e      	b.n	8001074 <WriteTime+0xb8>
			  sprintf(buf, "%d:0%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001036:	491e      	ldr	r1, [pc, #120]	@ (80010b0 <WriteTime+0xf4>)
 8001038:	4818      	ldr	r0, [pc, #96]	@ (800109c <WriteTime+0xe0>)
 800103a:	9400      	str	r4, [sp, #0]
 800103c:	f004 f92c 	bl	8005298 <siprintf>
 8001040:	e018      	b.n	8001074 <WriteTime+0xb8>
		  else if(sTime.Hours < 10 && sTime.Minutes < 10)
 8001042:	4b12      	ldr	r3, [pc, #72]	@ (800108c <WriteTime+0xd0>)
 8001044:	781a      	ldrb	r2, [r3, #0]
 8001046:	2a09      	cmp	r2, #9
 8001048:	d8eb      	bhi.n	8001022 <WriteTime+0x66>
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <WriteTime+0xd0>)
 800104c:	785b      	ldrb	r3, [r3, #1]
 800104e:	2b09      	cmp	r3, #9
 8001050:	d9e1      	bls.n	8001016 <WriteTime+0x5a>
			  sprintf(buf, "0%d:%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001052:	4918      	ldr	r1, [pc, #96]	@ (80010b4 <WriteTime+0xf8>)
 8001054:	4811      	ldr	r0, [pc, #68]	@ (800109c <WriteTime+0xe0>)
 8001056:	9400      	str	r4, [sp, #0]
 8001058:	f004 f91e 	bl	8005298 <siprintf>
 800105c:	e00a      	b.n	8001074 <WriteTime+0xb8>
		  else if(sTime.Seconds < 10 && sTime.Hours < 10)
 800105e:	4a0b      	ldr	r2, [pc, #44]	@ (800108c <WriteTime+0xd0>)
 8001060:	7812      	ldrb	r2, [r2, #0]
 8001062:	2a09      	cmp	r2, #9
 8001064:	d9d1      	bls.n	800100a <WriteTime+0x4e>
			  sprintf(buf, "%d:%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <WriteTime+0xd0>)
 8001068:	785b      	ldrb	r3, [r3, #1]
 800106a:	4913      	ldr	r1, [pc, #76]	@ (80010b8 <WriteTime+0xfc>)
 800106c:	480b      	ldr	r0, [pc, #44]	@ (800109c <WriteTime+0xe0>)
 800106e:	9400      	str	r4, [sp, #0]
 8001070:	f004 f912 	bl	8005298 <siprintf>
		  	  	ssd1306_SetCursor(28, 0);
 8001074:	2100      	movs	r1, #0
 8001076:	201c      	movs	r0, #28
 8001078:	f001 f818 	bl	80020ac <ssd1306_SetCursor>
		        ssd1306_WriteString(buf, Font_7x10);
 800107c:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <WriteTime+0x100>)
 800107e:	4807      	ldr	r0, [pc, #28]	@ (800109c <WriteTime+0xe0>)
 8001080:	6819      	ldr	r1, [r3, #0]
 8001082:	685a      	ldr	r2, [r3, #4]
 8001084:	f000 fffc 	bl	8002080 <ssd1306_WriteString>
}
 8001088:	b003      	add	sp, #12
 800108a:	bd30      	pop	{r4, r5, pc}
 800108c:	200000c4 	.word	0x200000c4
 8001090:	200001bc 	.word	0x200001bc
 8001094:	200000c0 	.word	0x200000c0
 8001098:	08007104 	.word	0x08007104
 800109c:	200000ac 	.word	0x200000ac
 80010a0:	080070b0 	.word	0x080070b0
 80010a4:	080070bc 	.word	0x080070bc
 80010a8:	080070c8 	.word	0x080070c8
 80010ac:	080070e0 	.word	0x080070e0
 80010b0:	080070d4 	.word	0x080070d4
 80010b4:	080070ec 	.word	0x080070ec
 80010b8:	080070f8 	.word	0x080070f8
 80010bc:	20000008 	.word	0x20000008

080010c0 <BatteryCharge>:
uint16_t BatteryCharge(){
 80010c0:	b510      	push	{r4, lr}
	if(access){
 80010c2:	4b19      	ldr	r3, [pc, #100]	@ (8001128 <BatteryCharge+0x68>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d01b      	beq.n	8001102 <BatteryCharge+0x42>
		adc1 = adc[0];
 80010ca:	4b18      	ldr	r3, [pc, #96]	@ (800112c <BatteryCharge+0x6c>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	b29b      	uxth	r3, r3
		 if(adc1 > 2050){
 80010d0:	4a17      	ldr	r2, [pc, #92]	@ (8001130 <BatteryCharge+0x70>)
		adc1 = 0;
 80010d2:	2000      	movs	r0, #0
		 if(adc1 > 2050){
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d90a      	bls.n	80010ee <BatteryCharge+0x2e>
		 adc1 -= 2050;
 80010d8:	4a16      	ldr	r2, [pc, #88]	@ (8001134 <BatteryCharge+0x74>)
 80010da:	1898      	adds	r0, r3, r2
		 adc1 *= 0.175f;
 80010dc:	b280      	uxth	r0, r0
 80010de:	f7ff fd85 	bl	8000bec <__aeabi_i2f>
 80010e2:	4915      	ldr	r1, [pc, #84]	@ (8001138 <BatteryCharge+0x78>)
 80010e4:	f7ff f9a4 	bl	8000430 <__aeabi_fmul>
 80010e8:	f7ff f98a 	bl	8000400 <__aeabi_f2uiz>
 80010ec:	b280      	uxth	r0, r0
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <BatteryCharge+0x7c>)
 80010f0:	8018      	strh	r0, [r3, #0]
		 once_minute = sTime.Minutes;
 80010f2:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <BatteryCharge+0x80>)
 80010f4:	4a13      	ldr	r2, [pc, #76]	@ (8001144 <BatteryCharge+0x84>)
 80010f6:	7852      	ldrb	r2, [r2, #1]
 80010f8:	701a      	strb	r2, [r3, #0]
		 access = 0;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <BatteryCharge+0x68>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
	if(sTime.Minutes != once_minute)
 8001100:	e008      	b.n	8001114 <BatteryCharge+0x54>
 8001102:	4a10      	ldr	r2, [pc, #64]	@ (8001144 <BatteryCharge+0x84>)
 8001104:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <BatteryCharge+0x80>)
 8001106:	7852      	ldrb	r2, [r2, #1]
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	429a      	cmp	r2, r3
 800110c:	d002      	beq.n	8001114 <BatteryCharge+0x54>
			access = 1;
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <BatteryCharge+0x68>)
 8001110:	2201      	movs	r2, #1
 8001112:	701a      	strb	r2, [r3, #0]
	if(adc1 >= 100)
 8001114:	4b09      	ldr	r3, [pc, #36]	@ (800113c <BatteryCharge+0x7c>)
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	2b63      	cmp	r3, #99	@ 0x63
 800111a:	d902      	bls.n	8001122 <BatteryCharge+0x62>
	adc1 = 100;
 800111c:	4b07      	ldr	r3, [pc, #28]	@ (800113c <BatteryCharge+0x7c>)
 800111e:	2264      	movs	r2, #100	@ 0x64
 8001120:	801a      	strh	r2, [r3, #0]
	return adc1;
 8001122:	4b06      	ldr	r3, [pc, #24]	@ (800113c <BatteryCharge+0x7c>)
 8001124:	8818      	ldrh	r0, [r3, #0]
}
 8001126:	bd10      	pop	{r4, pc}
 8001128:	20000094 	.word	0x20000094
 800112c:	200000a8 	.word	0x200000a8
 8001130:	00000802 	.word	0x00000802
 8001134:	fffff7fe 	.word	0xfffff7fe
 8001138:	3e333333 	.word	0x3e333333
 800113c:	20000092 	.word	0x20000092
 8001140:	20000091 	.word	0x20000091
 8001144:	200000c4 	.word	0x200000c4

08001148 <WriteBatteryCharge>:
void WriteBatteryCharge(uint16_t adc){
 8001148:	b570      	push	{r4, r5, r6, lr}
 800114a:	0004      	movs	r4, r0
	ssd1306_SetCursor(100, 0);
 800114c:	2100      	movs	r1, #0
 800114e:	2064      	movs	r0, #100	@ 0x64
 8001150:	f000 ffac 	bl	80020ac <ssd1306_SetCursor>
		 sprintf(buf, "%d", adc);
 8001154:	4908      	ldr	r1, [pc, #32]	@ (8001178 <WriteBatteryCharge+0x30>)
 8001156:	4d09      	ldr	r5, [pc, #36]	@ (800117c <WriteBatteryCharge+0x34>)
 8001158:	0022      	movs	r2, r4
 800115a:	0028      	movs	r0, r5
 800115c:	f004 f89c 	bl	8005298 <siprintf>
		 ssd1306_WriteString(buf, Font_7x10);
 8001160:	4c07      	ldr	r4, [pc, #28]	@ (8001180 <WriteBatteryCharge+0x38>)
 8001162:	6821      	ldr	r1, [r4, #0]
 8001164:	6862      	ldr	r2, [r4, #4]
 8001166:	0028      	movs	r0, r5
 8001168:	f000 ff8a 	bl	8002080 <ssd1306_WriteString>
		 ssd1306_WriteChar('%', Font_7x10);
 800116c:	6821      	ldr	r1, [r4, #0]
 800116e:	6862      	ldr	r2, [r4, #4]
 8001170:	2025      	movs	r0, #37	@ 0x25
 8001172:	f000 ff0d 	bl	8001f90 <ssd1306_WriteChar>
}
 8001176:	bd70      	pop	{r4, r5, r6, pc}
 8001178:	0800710c 	.word	0x0800710c
 800117c:	200000ac 	.word	0x200000ac
 8001180:	20000008 	.word	0x20000008

08001184 <ConfigTime>:
void ConfigTime(){
 8001184:	b510      	push	{r4, lr}
 8001186:	b082      	sub	sp, #8
	if(sTime.Seconds < 10 && sTime.Minutes < 10 && sTime.Hours < 10)
 8001188:	4b65      	ldr	r3, [pc, #404]	@ (8001320 <ConfigTime+0x19c>)
 800118a:	789c      	ldrb	r4, [r3, #2]
 800118c:	2c09      	cmp	r4, #9
 800118e:	d83d      	bhi.n	800120c <ConfigTime+0x88>
 8001190:	785b      	ldrb	r3, [r3, #1]
 8001192:	2b09      	cmp	r3, #9
 8001194:	d848      	bhi.n	8001228 <ConfigTime+0xa4>
 8001196:	4a62      	ldr	r2, [pc, #392]	@ (8001320 <ConfigTime+0x19c>)
 8001198:	7812      	ldrb	r2, [r2, #0]
 800119a:	2a09      	cmp	r2, #9
 800119c:	d907      	bls.n	80011ae <ConfigTime+0x2a>
						  sprintf(buf, "%d:0%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800119e:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <ConfigTime+0x19c>)
 80011a0:	7812      	ldrb	r2, [r2, #0]
 80011a2:	4960      	ldr	r1, [pc, #384]	@ (8001324 <ConfigTime+0x1a0>)
 80011a4:	4860      	ldr	r0, [pc, #384]	@ (8001328 <ConfigTime+0x1a4>)
 80011a6:	9400      	str	r4, [sp, #0]
 80011a8:	f004 f876 	bl	8005298 <siprintf>
 80011ac:	e047      	b.n	800123e <ConfigTime+0xba>
						  sprintf(buf, "0%d:0%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80011ae:	495f      	ldr	r1, [pc, #380]	@ (800132c <ConfigTime+0x1a8>)
 80011b0:	485d      	ldr	r0, [pc, #372]	@ (8001328 <ConfigTime+0x1a4>)
 80011b2:	9400      	str	r4, [sp, #0]
 80011b4:	f004 f870 	bl	8005298 <siprintf>
 80011b8:	e041      	b.n	800123e <ConfigTime+0xba>
						  sprintf(buf, "0%d:%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80011ba:	495d      	ldr	r1, [pc, #372]	@ (8001330 <ConfigTime+0x1ac>)
 80011bc:	485a      	ldr	r0, [pc, #360]	@ (8001328 <ConfigTime+0x1a4>)
 80011be:	9400      	str	r4, [sp, #0]
 80011c0:	f004 f86a 	bl	8005298 <siprintf>
 80011c4:	e03b      	b.n	800123e <ConfigTime+0xba>
						  sprintf(buf, "0%d:0%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80011c6:	495b      	ldr	r1, [pc, #364]	@ (8001334 <ConfigTime+0x1b0>)
 80011c8:	4857      	ldr	r0, [pc, #348]	@ (8001328 <ConfigTime+0x1a4>)
 80011ca:	9400      	str	r4, [sp, #0]
 80011cc:	f004 f864 	bl	8005298 <siprintf>
 80011d0:	e035      	b.n	800123e <ConfigTime+0xba>
					  else if(sTime.Minutes < 10)
 80011d2:	4b53      	ldr	r3, [pc, #332]	@ (8001320 <ConfigTime+0x19c>)
 80011d4:	785b      	ldrb	r3, [r3, #1]
 80011d6:	2b09      	cmp	r3, #9
 80011d8:	d905      	bls.n	80011e6 <ConfigTime+0x62>
						  sprintf(buf, "%d:%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80011da:	4957      	ldr	r1, [pc, #348]	@ (8001338 <ConfigTime+0x1b4>)
 80011dc:	4852      	ldr	r0, [pc, #328]	@ (8001328 <ConfigTime+0x1a4>)
 80011de:	9400      	str	r4, [sp, #0]
 80011e0:	f004 f85a 	bl	8005298 <siprintf>
 80011e4:	e02b      	b.n	800123e <ConfigTime+0xba>
						  sprintf(buf, "%d:0%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 80011e6:	4955      	ldr	r1, [pc, #340]	@ (800133c <ConfigTime+0x1b8>)
 80011e8:	484f      	ldr	r0, [pc, #316]	@ (8001328 <ConfigTime+0x1a4>)
 80011ea:	9400      	str	r4, [sp, #0]
 80011ec:	f004 f854 	bl	8005298 <siprintf>
 80011f0:	e025      	b.n	800123e <ConfigTime+0xba>
					if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80011f2:	494b      	ldr	r1, [pc, #300]	@ (8001320 <ConfigTime+0x19c>)
 80011f4:	4852      	ldr	r0, [pc, #328]	@ (8001340 <ConfigTime+0x1bc>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	f003 fc66 	bl	8004ac8 <HAL_RTC_SetTime>
 80011fc:	2800      	cmp	r0, #0
 80011fe:	d103      	bne.n	8001208 <ConfigTime+0x84>
					    config = 0;
 8001200:	4b50      	ldr	r3, [pc, #320]	@ (8001344 <ConfigTime+0x1c0>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
 8001206:	e089      	b.n	800131c <ConfigTime+0x198>
 8001208:	b672      	cpsid	i
  while (1)
 800120a:	e7fe      	b.n	800120a <ConfigTime+0x86>
					  else if(sTime.Hours < 10 && sTime.Minutes < 10)
 800120c:	4b44      	ldr	r3, [pc, #272]	@ (8001320 <ConfigTime+0x19c>)
 800120e:	781a      	ldrb	r2, [r3, #0]
 8001210:	2a09      	cmp	r2, #9
 8001212:	d8de      	bhi.n	80011d2 <ConfigTime+0x4e>
 8001214:	4b42      	ldr	r3, [pc, #264]	@ (8001320 <ConfigTime+0x19c>)
 8001216:	785b      	ldrb	r3, [r3, #1]
 8001218:	2b09      	cmp	r3, #9
 800121a:	d9d4      	bls.n	80011c6 <ConfigTime+0x42>
						  sprintf(buf, "0%d:%d:%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800121c:	494a      	ldr	r1, [pc, #296]	@ (8001348 <ConfigTime+0x1c4>)
 800121e:	4842      	ldr	r0, [pc, #264]	@ (8001328 <ConfigTime+0x1a4>)
 8001220:	9400      	str	r4, [sp, #0]
 8001222:	f004 f839 	bl	8005298 <siprintf>
 8001226:	e00a      	b.n	800123e <ConfigTime+0xba>
					  else if(sTime.Seconds < 10 && sTime.Hours < 10)
 8001228:	4a3d      	ldr	r2, [pc, #244]	@ (8001320 <ConfigTime+0x19c>)
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	2a09      	cmp	r2, #9
 800122e:	d9c4      	bls.n	80011ba <ConfigTime+0x36>
						  sprintf(buf, "%d:%d:0%d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001230:	4b3b      	ldr	r3, [pc, #236]	@ (8001320 <ConfigTime+0x19c>)
 8001232:	785b      	ldrb	r3, [r3, #1]
 8001234:	4945      	ldr	r1, [pc, #276]	@ (800134c <ConfigTime+0x1c8>)
 8001236:	483c      	ldr	r0, [pc, #240]	@ (8001328 <ConfigTime+0x1a4>)
 8001238:	9400      	str	r4, [sp, #0]
 800123a:	f004 f82d 	bl	8005298 <siprintf>
					  	  	ssd1306_SetCursor(28, 0);
 800123e:	2100      	movs	r1, #0
 8001240:	201c      	movs	r0, #28
 8001242:	f000 ff33 	bl	80020ac <ssd1306_SetCursor>
					        ssd1306_WriteString(buf, Font_7x10);
 8001246:	4b42      	ldr	r3, [pc, #264]	@ (8001350 <ConfigTime+0x1cc>)
 8001248:	4837      	ldr	r0, [pc, #220]	@ (8001328 <ConfigTime+0x1a4>)
 800124a:	6819      	ldr	r1, [r3, #0]
 800124c:	685a      	ldr	r2, [r3, #4]
 800124e:	f000 ff17 	bl	8002080 <ssd1306_WriteString>
					if(sw1 && sw3){
 8001252:	4b40      	ldr	r3, [pc, #256]	@ (8001354 <ConfigTime+0x1d0>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <ConfigTime+0xde>
 800125a:	4b3f      	ldr	r3, [pc, #252]	@ (8001358 <ConfigTime+0x1d4>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1c7      	bne.n	80011f2 <ConfigTime+0x6e>
					if(sw3 && tim3){
 8001262:	4b3d      	ldr	r3, [pc, #244]	@ (8001358 <ConfigTime+0x1d4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01a      	beq.n	80012a0 <ConfigTime+0x11c>
 800126a:	4b3c      	ldr	r3, [pc, #240]	@ (800135c <ConfigTime+0x1d8>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d016      	beq.n	80012a0 <ConfigTime+0x11c>
						if(sTime.Seconds < 60)
 8001272:	4b2b      	ldr	r3, [pc, #172]	@ (8001320 <ConfigTime+0x19c>)
 8001274:	789b      	ldrb	r3, [r3, #2]
							sTime.Seconds = 0;
 8001276:	2200      	movs	r2, #0
						if(sTime.Seconds < 60)
 8001278:	2b3b      	cmp	r3, #59	@ 0x3b
 800127a:	d801      	bhi.n	8001280 <ConfigTime+0xfc>
							sTime.Seconds++;
 800127c:	3301      	adds	r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	4b27      	ldr	r3, [pc, #156]	@ (8001320 <ConfigTime+0x19c>)
 8001282:	709a      	strb	r2, [r3, #2]
						tim3 = 0;
 8001284:	4b35      	ldr	r3, [pc, #212]	@ (800135c <ConfigTime+0x1d8>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
						TIM3->CNT = 0;
 800128a:	4b35      	ldr	r3, [pc, #212]	@ (8001360 <ConfigTime+0x1dc>)
 800128c:	625a      	str	r2, [r3, #36]	@ 0x24
						TIM3->SR &= ~TIM_SR_UIF;
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	2101      	movs	r1, #1
 8001292:	438a      	bics	r2, r1
 8001294:	611a      	str	r2, [r3, #16]
						TIM3->ARR = 200;
 8001296:	22c8      	movs	r2, #200	@ 0xc8
 8001298:	62da      	str	r2, [r3, #44]	@ 0x2c
						HAL_TIM_Base_Start_IT(&htim3);
 800129a:	4832      	ldr	r0, [pc, #200]	@ (8001364 <ConfigTime+0x1e0>)
 800129c:	f003 fd1a 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
					if(sw2  && tim3){
 80012a0:	4b31      	ldr	r3, [pc, #196]	@ (8001368 <ConfigTime+0x1e4>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01a      	beq.n	80012de <ConfigTime+0x15a>
 80012a8:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <ConfigTime+0x1d8>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d016      	beq.n	80012de <ConfigTime+0x15a>
						if(sTime.Minutes < 60)
 80012b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001320 <ConfigTime+0x19c>)
 80012b2:	785b      	ldrb	r3, [r3, #1]
							sTime.Minutes = 0;
 80012b4:	2200      	movs	r2, #0
						if(sTime.Minutes < 60)
 80012b6:	2b3b      	cmp	r3, #59	@ 0x3b
 80012b8:	d801      	bhi.n	80012be <ConfigTime+0x13a>
							sTime.Minutes++;
 80012ba:	3301      	adds	r3, #1
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <ConfigTime+0x19c>)
 80012c0:	705a      	strb	r2, [r3, #1]
						tim3 = 0;
 80012c2:	4b26      	ldr	r3, [pc, #152]	@ (800135c <ConfigTime+0x1d8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
						TIM3->CNT = 0;
 80012c8:	4b25      	ldr	r3, [pc, #148]	@ (8001360 <ConfigTime+0x1dc>)
 80012ca:	625a      	str	r2, [r3, #36]	@ 0x24
						TIM3->SR &= ~TIM_SR_UIF;
 80012cc:	691a      	ldr	r2, [r3, #16]
 80012ce:	2101      	movs	r1, #1
 80012d0:	438a      	bics	r2, r1
 80012d2:	611a      	str	r2, [r3, #16]
						TIM3->ARR = 200;
 80012d4:	22c8      	movs	r2, #200	@ 0xc8
 80012d6:	62da      	str	r2, [r3, #44]	@ 0x2c
						HAL_TIM_Base_Start_IT(&htim3);
 80012d8:	4822      	ldr	r0, [pc, #136]	@ (8001364 <ConfigTime+0x1e0>)
 80012da:	f003 fcfb 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
					if(sw1 && tim3){
 80012de:	4b1d      	ldr	r3, [pc, #116]	@ (8001354 <ConfigTime+0x1d0>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d01a      	beq.n	800131c <ConfigTime+0x198>
 80012e6:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <ConfigTime+0x1d8>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d016      	beq.n	800131c <ConfigTime+0x198>
						if(sTime.Hours < 24)
 80012ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <ConfigTime+0x19c>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
							sTime.Hours = 0;
 80012f2:	2200      	movs	r2, #0
						if(sTime.Hours < 24)
 80012f4:	2b17      	cmp	r3, #23
 80012f6:	d801      	bhi.n	80012fc <ConfigTime+0x178>
							sTime.Hours++;
 80012f8:	3301      	adds	r3, #1
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <ConfigTime+0x19c>)
 80012fe:	701a      	strb	r2, [r3, #0]
						tim3 = 0;
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <ConfigTime+0x1d8>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
						TIM3->CNT = 0;
 8001306:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <ConfigTime+0x1dc>)
 8001308:	625a      	str	r2, [r3, #36]	@ 0x24
						TIM3->SR &= ~TIM_SR_UIF;
 800130a:	691a      	ldr	r2, [r3, #16]
 800130c:	2101      	movs	r1, #1
 800130e:	438a      	bics	r2, r1
 8001310:	611a      	str	r2, [r3, #16]
						TIM3->ARR = 200;
 8001312:	22c8      	movs	r2, #200	@ 0xc8
 8001314:	62da      	str	r2, [r3, #44]	@ 0x2c
						HAL_TIM_Base_Start_IT(&htim3);
 8001316:	4813      	ldr	r0, [pc, #76]	@ (8001364 <ConfigTime+0x1e0>)
 8001318:	f003 fcdc 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
}
 800131c:	b002      	add	sp, #8
 800131e:	bd10      	pop	{r4, pc}
 8001320:	200000c4 	.word	0x200000c4
 8001324:	08007104 	.word	0x08007104
 8001328:	200000ac 	.word	0x200000ac
 800132c:	080070b0 	.word	0x080070b0
 8001330:	080070bc 	.word	0x080070bc
 8001334:	080070c8 	.word	0x080070c8
 8001338:	080070e0 	.word	0x080070e0
 800133c:	080070d4 	.word	0x080070d4
 8001340:	200001bc 	.word	0x200001bc
 8001344:	2000009d 	.word	0x2000009d
 8001348:	080070ec 	.word	0x080070ec
 800134c:	080070f8 	.word	0x080070f8
 8001350:	20000008 	.word	0x20000008
 8001354:	200000a0 	.word	0x200000a0
 8001358:	2000009e 	.word	0x2000009e
 800135c:	20000014 	.word	0x20000014
 8001360:	40000400 	.word	0x40000400
 8001364:	20000170 	.word	0x20000170
 8001368:	2000009f 	.word	0x2000009f

0800136c <DetectImpulse>:
void DetectImpulse(){
 800136c:	b510      	push	{r4, lr}
	if((impulse  && tim3) || (TIM14->CNT  > 5050)){
 800136e:	4b23      	ldr	r3, [pc, #140]	@ (80013fc <DetectImpulse+0x90>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d003      	beq.n	800137e <DetectImpulse+0x12>
 8001376:	4b22      	ldr	r3, [pc, #136]	@ (8001400 <DetectImpulse+0x94>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d104      	bne.n	8001388 <DetectImpulse+0x1c>
 800137e:	4b21      	ldr	r3, [pc, #132]	@ (8001404 <DetectImpulse+0x98>)
 8001380:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001382:	4b21      	ldr	r3, [pc, #132]	@ (8001408 <DetectImpulse+0x9c>)
 8001384:	429a      	cmp	r2, r3
 8001386:	d91f      	bls.n	80013c8 <DetectImpulse+0x5c>
				if(TIM14->CNT > 5050){
 8001388:	4b1e      	ldr	r3, [pc, #120]	@ (8001404 <DetectImpulse+0x98>)
 800138a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800138c:	4b1e      	ldr	r3, [pc, #120]	@ (8001408 <DetectImpulse+0x9c>)
 800138e:	429a      	cmp	r2, r3
 8001390:	d81b      	bhi.n	80013ca <DetectImpulse+0x5e>
			if(timer){
 8001392:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <DetectImpulse+0xa0>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d023      	beq.n	80013e2 <DetectImpulse+0x76>
				duration = TIM14->CNT;
 800139a:	4a1a      	ldr	r2, [pc, #104]	@ (8001404 <DetectImpulse+0x98>)
 800139c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800139e:	b29b      	uxth	r3, r3
 80013a0:	491b      	ldr	r1, [pc, #108]	@ (8001410 <DetectImpulse+0xa4>)
 80013a2:	800b      	strh	r3, [r1, #0]
				TIM14->CNT = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	6253      	str	r3, [r2, #36]	@ 0x24
	tim3 = 0;
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <DetectImpulse+0x94>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <DetectImpulse+0xa8>)
 80013b0:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->SR &= ~TIM_SR_UIF;
 80013b2:	6919      	ldr	r1, [r3, #16]
 80013b4:	2001      	movs	r0, #1
 80013b6:	4381      	bics	r1, r0
 80013b8:	6119      	str	r1, [r3, #16]
	TIM3->ARR = 29;
 80013ba:	211d      	movs	r1, #29
 80013bc:	62d9      	str	r1, [r3, #44]	@ 0x2c
	impulse = 0;
 80013be:	4b0f      	ldr	r3, [pc, #60]	@ (80013fc <DetectImpulse+0x90>)
 80013c0:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 80013c2:	4815      	ldr	r0, [pc, #84]	@ (8001418 <DetectImpulse+0xac>)
 80013c4:	f003 fc86 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
}
 80013c8:	bd10      	pop	{r4, pc}
					HAL_TIM_Base_Stop(&htim14);
 80013ca:	4814      	ldr	r0, [pc, #80]	@ (800141c <DetectImpulse+0xb0>)
 80013cc:	f003 fc6c 	bl	8004ca8 <HAL_TIM_Base_Stop>
					duration = 5025;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <DetectImpulse+0xa4>)
 80013d2:	4a13      	ldr	r2, [pc, #76]	@ (8001420 <DetectImpulse+0xb4>)
 80013d4:	801a      	strh	r2, [r3, #0]
					TIM14->CNT = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <DetectImpulse+0x98>)
 80013da:	6253      	str	r3, [r2, #36]	@ 0x24
					timer = 0;
 80013dc:	4a0b      	ldr	r2, [pc, #44]	@ (800140c <DetectImpulse+0xa0>)
 80013de:	7013      	strb	r3, [r2, #0]
 80013e0:	e7f2      	b.n	80013c8 <DetectImpulse+0x5c>
				TIM14->CNT = 0;
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <DetectImpulse+0x98>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	625a      	str	r2, [r3, #36]	@ 0x24
				TIM14->SR &= ~TIM_SR_UIF;
 80013e8:	691a      	ldr	r2, [r3, #16]
 80013ea:	2401      	movs	r4, #1
 80013ec:	43a2      	bics	r2, r4
 80013ee:	611a      	str	r2, [r3, #16]
				HAL_TIM_Base_Start(&htim14);
 80013f0:	480a      	ldr	r0, [pc, #40]	@ (800141c <DetectImpulse+0xb0>)
 80013f2:	f003 fc2b 	bl	8004c4c <HAL_TIM_Base_Start>
				timer = 1;
 80013f6:	4b05      	ldr	r3, [pc, #20]	@ (800140c <DetectImpulse+0xa0>)
 80013f8:	701c      	strb	r4, [r3, #0]
 80013fa:	e7d5      	b.n	80013a8 <DetectImpulse+0x3c>
 80013fc:	2000009c 	.word	0x2000009c
 8001400:	20000014 	.word	0x20000014
 8001404:	40002000 	.word	0x40002000
 8001408:	000013ba 	.word	0x000013ba
 800140c:	20000090 	.word	0x20000090
 8001410:	20000010 	.word	0x20000010
 8001414:	40000400 	.word	0x40000400
 8001418:	20000170 	.word	0x20000170
 800141c:	20000124 	.word	0x20000124
 8001420:	000013a1 	.word	0x000013a1

08001424 <CalculateSpeed>:
void CalculateSpeed(){
 8001424:	b570      	push	{r4, r5, r6, lr}
 8001426:	b084      	sub	sp, #16
	if(TIM14->CNT > duration)
 8001428:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <CalculateSpeed+0xf4>)
 800142a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800142c:	4b3b      	ldr	r3, [pc, #236]	@ (800151c <CalculateSpeed+0xf8>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	b29b      	uxth	r3, r3
 8001432:	429a      	cmp	r2, r3
 8001434:	d904      	bls.n	8001440 <CalculateSpeed+0x1c>
	 duration = TIM14->CNT;
 8001436:	4b38      	ldr	r3, [pc, #224]	@ (8001518 <CalculateSpeed+0xf4>)
 8001438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143a:	b29b      	uxth	r3, r3
 800143c:	4a37      	ldr	r2, [pc, #220]	@ (800151c <CalculateSpeed+0xf8>)
 800143e:	8013      	strh	r3, [r2, #0]
	if(duration < 5000){
 8001440:	4b36      	ldr	r3, [pc, #216]	@ (800151c <CalculateSpeed+0xf8>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	4a36      	ldr	r2, [pc, #216]	@ (8001520 <CalculateSpeed+0xfc>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d855      	bhi.n	80014f8 <CalculateSpeed+0xd4>
	speed = (size * 36)/duration  ;  // size = ? * 10^-3 ... speed = ... *10^3 -> del 10^+-3
 800144c:	4d33      	ldr	r5, [pc, #204]	@ (800151c <CalculateSpeed+0xf8>)
 800144e:	8829      	ldrh	r1, [r5, #0]
 8001450:	b289      	uxth	r1, r1
 8001452:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <CalculateSpeed+0x100>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	00d8      	lsls	r0, r3, #3
 8001458:	18c0      	adds	r0, r0, r3
 800145a:	0080      	lsls	r0, r0, #2
 800145c:	f7fe fee4 	bl	8000228 <__divsi3>
 8001460:	b280      	uxth	r0, r0
 8001462:	4b31      	ldr	r3, [pc, #196]	@ (8001528 <CalculateSpeed+0x104>)
 8001464:	8018      	strh	r0, [r3, #0]
	smooth_speed = (SMOOTH_SPEED_A * speed + SMOOTH_SPEED_DEL * smooth_speed)/100;
 8001466:	8818      	ldrh	r0, [r3, #0]
 8001468:	4c30      	ldr	r4, [pc, #192]	@ (800152c <CalculateSpeed+0x108>)
 800146a:	8823      	ldrh	r3, [r4, #0]
 800146c:	0082      	lsls	r2, r0, #2
 800146e:	1880      	adds	r0, r0, r2
 8001470:	0082      	lsls	r2, r0, #2
 8001472:	1880      	adds	r0, r0, r2
 8001474:	009a      	lsls	r2, r3, #2
 8001476:	189b      	adds	r3, r3, r2
 8001478:	011a      	lsls	r2, r3, #4
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	18c0      	adds	r0, r0, r3
 800147e:	2164      	movs	r1, #100	@ 0x64
 8001480:	f7fe fed2 	bl	8000228 <__divsi3>
 8001484:	b280      	uxth	r0, r0
 8001486:	8020      	strh	r0, [r4, #0]
	volatile uint8_t real_speed1 = (uint16_t)smooth_speed / 10;
 8001488:	8820      	ldrh	r0, [r4, #0]
 800148a:	b280      	uxth	r0, r0
 800148c:	210a      	movs	r1, #10
 800148e:	f7fe fe41 	bl	8000114 <__udivsi3>
 8001492:	b2c0      	uxtb	r0, r0
 8001494:	260e      	movs	r6, #14
 8001496:	446e      	add	r6, sp
 8001498:	7030      	strb	r0, [r6, #0]
	volatile uint8_t real_speed2 = (uint16_t)smooth_speed % 10;
 800149a:	8820      	ldrh	r0, [r4, #0]
 800149c:	b280      	uxth	r0, r0
 800149e:	210a      	movs	r1, #10
 80014a0:	f7fe febe 	bl	8000220 <__aeabi_uidivmod>
 80014a4:	b2c9      	uxtb	r1, r1
 80014a6:	240f      	movs	r4, #15
 80014a8:	446c      	add	r4, sp
 80014aa:	7021      	strb	r1, [r4, #0]
		 ssd1306_SetCursor(20, 25);
 80014ac:	2119      	movs	r1, #25
 80014ae:	2014      	movs	r0, #20
 80014b0:	f000 fdfc 	bl	80020ac <ssd1306_SetCursor>
		 snprintf(buf, sizeof(buf), "%d.%dkh/h", real_speed1, real_speed2);
 80014b4:	7833      	ldrb	r3, [r6, #0]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	7821      	ldrb	r1, [r4, #0]
 80014ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001530 <CalculateSpeed+0x10c>)
 80014bc:	4c1d      	ldr	r4, [pc, #116]	@ (8001534 <CalculateSpeed+0x110>)
 80014be:	9100      	str	r1, [sp, #0]
 80014c0:	2114      	movs	r1, #20
 80014c2:	0020      	movs	r0, r4
 80014c4:	f003 feb2 	bl	800522c <sniprintf>
		 ssd1306_WriteString(buf, Font_11x18);
 80014c8:	4e1b      	ldr	r6, [pc, #108]	@ (8001538 <CalculateSpeed+0x114>)
 80014ca:	6831      	ldr	r1, [r6, #0]
 80014cc:	6872      	ldr	r2, [r6, #4]
 80014ce:	0020      	movs	r0, r4
 80014d0:	f000 fdd6 	bl	8002080 <ssd1306_WriteString>
		 ssd1306_SetCursor(20, 45);
 80014d4:	212d      	movs	r1, #45	@ 0x2d
 80014d6:	2014      	movs	r0, #20
 80014d8:	f000 fde8 	bl	80020ac <ssd1306_SetCursor>
		 snprintf(buf, sizeof(buf), "%d", duration);
 80014dc:	882b      	ldrh	r3, [r5, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4a16      	ldr	r2, [pc, #88]	@ (800153c <CalculateSpeed+0x118>)
 80014e2:	2114      	movs	r1, #20
 80014e4:	0020      	movs	r0, r4
 80014e6:	f003 fea1 	bl	800522c <sniprintf>
		 ssd1306_WriteString(buf, Font_11x18);
 80014ea:	6831      	ldr	r1, [r6, #0]
 80014ec:	6872      	ldr	r2, [r6, #4]
 80014ee:	0020      	movs	r0, r4
 80014f0:	f000 fdc6 	bl	8002080 <ssd1306_WriteString>
}
 80014f4:	b004      	add	sp, #16
 80014f6:	bd70      	pop	{r4, r5, r6, pc}
		ssd1306_SetCursor(20, 25);
 80014f8:	2119      	movs	r1, #25
 80014fa:	2014      	movs	r0, #20
 80014fc:	f000 fdd6 	bl	80020ac <ssd1306_SetCursor>
		snprintf(buf, sizeof(buf), "0.0kh/h");
 8001500:	480c      	ldr	r0, [pc, #48]	@ (8001534 <CalculateSpeed+0x110>)
 8001502:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <CalculateSpeed+0x11c>)
 8001504:	0002      	movs	r2, r0
 8001506:	cb12      	ldmia	r3!, {r1, r4}
 8001508:	c212      	stmia	r2!, {r1, r4}
		ssd1306_WriteString(buf, Font_11x18);
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <CalculateSpeed+0x114>)
 800150c:	6819      	ldr	r1, [r3, #0]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	f000 fdb6 	bl	8002080 <ssd1306_WriteString>
}
 8001514:	e7ee      	b.n	80014f4 <CalculateSpeed+0xd0>
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	40002000 	.word	0x40002000
 800151c:	20000010 	.word	0x20000010
 8001520:	00001387 	.word	0x00001387
 8001524:	20000012 	.word	0x20000012
 8001528:	200000a2 	.word	0x200000a2
 800152c:	200000a4 	.word	0x200000a4
 8001530:	08007110 	.word	0x08007110
 8001534:	200000ac 	.word	0x200000ac
 8001538:	20000000 	.word	0x20000000
 800153c:	0800710c 	.word	0x0800710c
 8001540:	0800711c 	.word	0x0800711c

08001544 <main>:
{
 8001544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001546:	46d6      	mov	lr, sl
 8001548:	464f      	mov	r7, r9
 800154a:	4646      	mov	r6, r8
 800154c:	b5c0      	push	{r6, r7, lr}
 800154e:	b08e      	sub	sp, #56	@ 0x38
  HAL_Init();
 8001550:	f001 f83c 	bl	80025cc <HAL_Init>
  SystemClock_Config();
 8001554:	f7ff fcea 	bl	8000f2c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	2208      	movs	r2, #8
 800155a:	2100      	movs	r1, #0
 800155c:	a80b      	add	r0, sp, #44	@ 0x2c
 800155e:	f003 febd 	bl	80052dc <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	4cad      	ldr	r4, [pc, #692]	@ (8001818 <main+0x2d4>)
 8001564:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001566:	2302      	movs	r3, #2
 8001568:	431a      	orrs	r2, r3
 800156a:	6362      	str	r2, [r4, #52]	@ 0x34
 800156c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800156e:	4013      	ands	r3, r2
 8001570:	9302      	str	r3, [sp, #8]
 8001572:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001574:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001576:	2304      	movs	r3, #4
 8001578:	431a      	orrs	r2, r3
 800157a:	6362      	str	r2, [r4, #52]	@ 0x34
 800157c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800157e:	4013      	ands	r3, r2
 8001580:	9303      	str	r3, [sp, #12]
 8001582:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001586:	2501      	movs	r5, #1
 8001588:	432b      	orrs	r3, r5
 800158a:	6363      	str	r3, [r4, #52]	@ 0x34
 800158c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800158e:	402b      	ands	r3, r5
 8001590:	9304      	str	r3, [sp, #16]
 8001592:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = Sw3_Pin|Sw2_Pin|STDBY_BAT_Pin|CHRG_BAT_Pin;
 8001594:	23c6      	movs	r3, #198	@ 0xc6
 8001596:	015b      	lsls	r3, r3, #5
 8001598:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800159a:	26c4      	movs	r6, #196	@ 0xc4
 800159c:	03b6      	lsls	r6, r6, #14
 800159e:	9609      	str	r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a0:	950a      	str	r5, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	20a0      	movs	r0, #160	@ 0xa0
 80015a4:	a908      	add	r1, sp, #32
 80015a6:	05c0      	lsls	r0, r0, #23
 80015a8:	f002 f830 	bl	800360c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Sw1_Pin;
 80015ac:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80015ae:	9609      	str	r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b0:	950a      	str	r5, [sp, #40]	@ 0x28
  HAL_GPIO_Init(Sw1_GPIO_Port, &GPIO_InitStruct);
 80015b2:	a908      	add	r1, sp, #32
 80015b4:	4899      	ldr	r0, [pc, #612]	@ (800181c <main+0x2d8>)
 80015b6:	f002 f829 	bl	800360c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	2005      	movs	r0, #5
 80015c0:	f001 fe74 	bl	80032ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80015c4:	2005      	movs	r0, #5
 80015c6:	f001 fea3 	bl	8003310 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	2007      	movs	r0, #7
 80015d0:	f001 fe6c 	bl	80032ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80015d4:	2007      	movs	r0, #7
 80015d6:	f001 fe9b 	bl	8003310 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015da:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80015dc:	432b      	orrs	r3, r5
 80015de:	63a3      	str	r3, [r4, #56]	@ 0x38
 80015e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80015e2:	402b      	ands	r3, r5
 80015e4:	9301      	str	r3, [sp, #4]
 80015e6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2100      	movs	r1, #0
 80015ec:	2009      	movs	r0, #9
 80015ee:	f001 fe5d 	bl	80032ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015f2:	2009      	movs	r0, #9
 80015f4:	f001 fe8c 	bl	8003310 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 80015f8:	4889      	ldr	r0, [pc, #548]	@ (8001820 <main+0x2dc>)
 80015fa:	4b8a      	ldr	r3, [pc, #552]	@ (8001824 <main+0x2e0>)
 80015fc:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00300617;
 80015fe:	4b8a      	ldr	r3, [pc, #552]	@ (8001828 <main+0x2e4>)
 8001600:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001606:	60c5      	str	r5, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800160a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800160c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800160e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001610:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001612:	f002 fa63 	bl	8003adc <HAL_I2C_Init>
 8001616:	2800      	cmp	r0, #0
 8001618:	d000      	beq.n	800161c <main+0xd8>
 800161a:	e0e3      	b.n	80017e4 <main+0x2a0>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800161c:	4880      	ldr	r0, [pc, #512]	@ (8001820 <main+0x2dc>)
 800161e:	2100      	movs	r1, #0
 8001620:	f002 fc68 	bl	8003ef4 <HAL_I2CEx_ConfigAnalogFilter>
 8001624:	2800      	cmp	r0, #0
 8001626:	d000      	beq.n	800162a <main+0xe6>
 8001628:	e0de      	b.n	80017e8 <main+0x2a4>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800162a:	487d      	ldr	r0, [pc, #500]	@ (8001820 <main+0x2dc>)
 800162c:	2100      	movs	r1, #0
 800162e:	f002 fc8d 	bl	8003f4c <HAL_I2CEx_ConfigDigitalFilter>
 8001632:	2800      	cmp	r0, #0
 8001634:	d000      	beq.n	8001638 <main+0xf4>
 8001636:	e0d9      	b.n	80017ec <main+0x2a8>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001638:	2218      	movs	r2, #24
 800163a:	2100      	movs	r1, #0
 800163c:	a808      	add	r0, sp, #32
 800163e:	f003 fe4d 	bl	80052dc <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001642:	220c      	movs	r2, #12
 8001644:	2100      	movs	r1, #0
 8001646:	a805      	add	r0, sp, #20
 8001648:	f003 fe48 	bl	80052dc <memset>
  hadc1.Instance = ADC1;
 800164c:	4877      	ldr	r0, [pc, #476]	@ (800182c <main+0x2e8>)
 800164e:	4b78      	ldr	r3, [pc, #480]	@ (8001830 <main+0x2ec>)
 8001650:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	031b      	lsls	r3, r3, #12
 8001656:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001658:	2300      	movs	r3, #0
 800165a:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800165c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800165e:	2280      	movs	r2, #128	@ 0x80
 8001660:	0392      	lsls	r2, r2, #14
 8001662:	6102      	str	r2, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001664:	2204      	movs	r2, #4
 8001666:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001668:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800166a:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800166c:	3a03      	subs	r2, #3
 800166e:	7682      	strb	r2, [r0, #26]
  hadc1.Init.NbrOfConversion = 2;
 8001670:	2102      	movs	r1, #2
 8001672:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001674:	311e      	adds	r1, #30
 8001676:	5443      	strb	r3, [r0, r1]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001678:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800167a:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800167c:	310c      	adds	r1, #12
 800167e:	5442      	strb	r2, [r0, r1]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001682:	3206      	adds	r2, #6
 8001684:	6342      	str	r2, [r0, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001686:	6383      	str	r3, [r0, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001688:	3235      	adds	r2, #53	@ 0x35
 800168a:	5483      	strb	r3, [r0, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800168c:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	f000 ffc3 	bl	8002618 <HAL_ADC_Init>
 8001692:	2800      	cmp	r0, #0
 8001694:	d000      	beq.n	8001698 <main+0x154>
 8001696:	e0ab      	b.n	80017f0 <main+0x2ac>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8001698:	a908      	add	r1, sp, #32
 800169a:	4b66      	ldr	r3, [pc, #408]	@ (8001834 <main+0x2f0>)
 800169c:	9308      	str	r3, [sp, #32]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800169e:	23c0      	movs	r3, #192	@ 0xc0
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	604b      	str	r3, [r1, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80016a4:	4b64      	ldr	r3, [pc, #400]	@ (8001838 <main+0x2f4>)
 80016a6:	608b      	str	r3, [r1, #8]
  AnalogWDGConfig.ITMode = ENABLE;
 80016a8:	2301      	movs	r3, #1
 80016aa:	730b      	strb	r3, [r1, #12]
  AnalogWDGConfig.HighThreshold = 2300;
 80016ac:	4b63      	ldr	r3, [pc, #396]	@ (800183c <main+0x2f8>)
 80016ae:	610b      	str	r3, [r1, #16]
  AnalogWDGConfig.LowThreshold = 2000;
 80016b0:	3b2d      	subs	r3, #45	@ 0x2d
 80016b2:	3bff      	subs	r3, #255	@ 0xff
 80016b4:	614b      	str	r3, [r1, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80016b6:	485d      	ldr	r0, [pc, #372]	@ (800182c <main+0x2e8>)
 80016b8:	f001 fc1a 	bl	8002ef0 <HAL_ADC_AnalogWDGConfig>
 80016bc:	2800      	cmp	r0, #0
 80016be:	d000      	beq.n	80016c2 <main+0x17e>
 80016c0:	e098      	b.n	80017f4 <main+0x2b0>
  sConfig.Channel = ADC_CHANNEL_3;
 80016c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001840 <main+0x2fc>)
 80016c4:	9305      	str	r3, [sp, #20]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016c6:	2300      	movs	r3, #0
 80016c8:	9306      	str	r3, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80016ca:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016cc:	4857      	ldr	r0, [pc, #348]	@ (800182c <main+0x2e8>)
 80016ce:	a905      	add	r1, sp, #20
 80016d0:	f001 f9be 	bl	8002a50 <HAL_ADC_ConfigChannel>
 80016d4:	2800      	cmp	r0, #0
 80016d6:	d000      	beq.n	80016da <main+0x196>
 80016d8:	e08e      	b.n	80017f8 <main+0x2b4>
  sConfig.Channel = ADC_CHANNEL_5;
 80016da:	4b57      	ldr	r3, [pc, #348]	@ (8001838 <main+0x2f4>)
 80016dc:	9305      	str	r3, [sp, #20]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016de:	2304      	movs	r3, #4
 80016e0:	9306      	str	r3, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 80016e2:	4b58      	ldr	r3, [pc, #352]	@ (8001844 <main+0x300>)
 80016e4:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e6:	4851      	ldr	r0, [pc, #324]	@ (800182c <main+0x2e8>)
 80016e8:	a905      	add	r1, sp, #20
 80016ea:	f001 f9b1 	bl	8002a50 <HAL_ADC_ConfigChannel>
 80016ee:	2800      	cmp	r0, #0
 80016f0:	d000      	beq.n	80016f4 <main+0x1b0>
 80016f2:	e083      	b.n	80017fc <main+0x2b8>
  hrtc.Instance = RTC;
 80016f4:	4854      	ldr	r0, [pc, #336]	@ (8001848 <main+0x304>)
 80016f6:	4b55      	ldr	r3, [pc, #340]	@ (800184c <main+0x308>)
 80016f8:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016fa:	2300      	movs	r3, #0
 80016fc:	6083      	str	r3, [r0, #8]
  hrtc.Init.AsynchPrediv = 127;
 80016fe:	227f      	movs	r2, #127	@ 0x7f
 8001700:	60c2      	str	r2, [r0, #12]
  hrtc.Init.SynchPrediv = 255;
 8001702:	3280      	adds	r2, #128	@ 0x80
 8001704:	6102      	str	r2, [r0, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001706:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001708:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800170a:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800170c:	2280      	movs	r2, #128	@ 0x80
 800170e:	05d2      	lsls	r2, r2, #23
 8001710:	6202      	str	r2, [r0, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001712:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001714:	f003 f96e 	bl	80049f4 <HAL_RTC_Init>
 8001718:	2800      	cmp	r0, #0
 800171a:	d171      	bne.n	8001800 <main+0x2bc>
  htim16.Instance = TIM16;
 800171c:	484c      	ldr	r0, [pc, #304]	@ (8001850 <main+0x30c>)
 800171e:	4b4d      	ldr	r3, [pc, #308]	@ (8001854 <main+0x310>)
 8001720:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 15999;
 8001722:	4b4d      	ldr	r3, [pc, #308]	@ (8001858 <main+0x314>)
 8001724:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001726:	2300      	movs	r3, #0
 8001728:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 0xFFFF;
 800172a:	4a4c      	ldr	r2, [pc, #304]	@ (800185c <main+0x318>)
 800172c:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8001730:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001732:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001734:	f003 fc44 	bl	8004fc0 <HAL_TIM_Base_Init>
 8001738:	2800      	cmp	r0, #0
 800173a:	d163      	bne.n	8001804 <main+0x2c0>
  htim14.Instance = TIM14;
 800173c:	4848      	ldr	r0, [pc, #288]	@ (8001860 <main+0x31c>)
 800173e:	4b49      	ldr	r3, [pc, #292]	@ (8001864 <main+0x320>)
 8001740:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 15999;
 8001742:	4b45      	ldr	r3, [pc, #276]	@ (8001858 <main+0x314>)
 8001744:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001746:	2300      	movs	r3, #0
 8001748:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 0xFFFF;
 800174a:	4a44      	ldr	r2, [pc, #272]	@ (800185c <main+0x318>)
 800174c:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001750:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001752:	f003 fc35 	bl	8004fc0 <HAL_TIM_Base_Init>
 8001756:	2800      	cmp	r0, #0
 8001758:	d156      	bne.n	8001808 <main+0x2c4>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	2210      	movs	r2, #16
 800175c:	2100      	movs	r1, #0
 800175e:	a808      	add	r0, sp, #32
 8001760:	f003 fdbc 	bl	80052dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001764:	220c      	movs	r2, #12
 8001766:	2100      	movs	r1, #0
 8001768:	a805      	add	r0, sp, #20
 800176a:	f003 fdb7 	bl	80052dc <memset>
  htim3.Instance = TIM3;
 800176e:	483e      	ldr	r0, [pc, #248]	@ (8001868 <main+0x324>)
 8001770:	4b3e      	ldr	r3, [pc, #248]	@ (800186c <main+0x328>)
 8001772:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 15999;
 8001774:	4b38      	ldr	r3, [pc, #224]	@ (8001858 <main+0x314>)
 8001776:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001778:	2300      	movs	r3, #0
 800177a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 59;
 800177c:	223b      	movs	r2, #59	@ 0x3b
 800177e:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001780:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001782:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001784:	f003 fc1c 	bl	8004fc0 <HAL_TIM_Base_Init>
 8001788:	2800      	cmp	r0, #0
 800178a:	d13f      	bne.n	800180c <main+0x2c8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	015b      	lsls	r3, r3, #5
 8001790:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001792:	4835      	ldr	r0, [pc, #212]	@ (8001868 <main+0x324>)
 8001794:	a908      	add	r1, sp, #32
 8001796:	f003 fc4f 	bl	8005038 <HAL_TIM_ConfigClockSource>
 800179a:	2800      	cmp	r0, #0
 800179c:	d138      	bne.n	8001810 <main+0x2cc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179e:	2300      	movs	r3, #0
 80017a0:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a2:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017a4:	4830      	ldr	r0, [pc, #192]	@ (8001868 <main+0x324>)
 80017a6:	a905      	add	r1, sp, #20
 80017a8:	f003 fd04 	bl	80051b4 <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	2800      	cmp	r0, #0
 80017ae:	d131      	bne.n	8001814 <main+0x2d0>
  ssd1306_Init();
 80017b0:	f000 fc9e 	bl	80020f0 <ssd1306_Init>
    ssd1306_FlipScreenVertically();
 80017b4:	f000 fc8a 	bl	80020cc <ssd1306_FlipScreenVertically>
    ssd1306_Clear();
 80017b8:	f000 fc90 	bl	80020dc <ssd1306_Clear>
    ssd1306_SetColor(White);
 80017bc:	2001      	movs	r0, #1
 80017be:	f000 fb8b 	bl	8001ed8 <ssd1306_SetColor>
HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc, 2);
 80017c2:	4c2b      	ldr	r4, [pc, #172]	@ (8001870 <main+0x32c>)
 80017c4:	4819      	ldr	r0, [pc, #100]	@ (800182c <main+0x2e8>)
 80017c6:	2202      	movs	r2, #2
 80017c8:	0021      	movs	r1, r4
 80017ca:	f001 faeb 	bl	8002da4 <HAL_ADC_Start_DMA>
dead_zone = adc[1];
 80017ce:	8862      	ldrh	r2, [r4, #2]
 80017d0:	4b28      	ldr	r3, [pc, #160]	@ (8001874 <main+0x330>)
 80017d2:	801a      	strh	r2, [r3, #0]
direct_zone = 250;
 80017d4:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <main+0x334>)
 80017d6:	22fa      	movs	r2, #250	@ 0xfa
 80017d8:	801a      	strh	r2, [r3, #0]
	  if(sw1 && sw3){
 80017da:	4c28      	ldr	r4, [pc, #160]	@ (800187c <main+0x338>)
if(sw1 && sw3)
 80017dc:	46a2      	mov	sl, r4
if(con >= 3)
 80017de:	4b28      	ldr	r3, [pc, #160]	@ (8001880 <main+0x33c>)
 80017e0:	4698      	mov	r8, r3
 80017e2:	e308      	b.n	8001df6 <main+0x8b2>
 80017e4:	b672      	cpsid	i
  while (1)
 80017e6:	e7fe      	b.n	80017e6 <main+0x2a2>
 80017e8:	b672      	cpsid	i
 80017ea:	e7fe      	b.n	80017ea <main+0x2a6>
 80017ec:	b672      	cpsid	i
 80017ee:	e7fe      	b.n	80017ee <main+0x2aa>
 80017f0:	b672      	cpsid	i
 80017f2:	e7fe      	b.n	80017f2 <main+0x2ae>
 80017f4:	b672      	cpsid	i
 80017f6:	e7fe      	b.n	80017f6 <main+0x2b2>
 80017f8:	b672      	cpsid	i
 80017fa:	e7fe      	b.n	80017fa <main+0x2b6>
 80017fc:	b672      	cpsid	i
 80017fe:	e7fe      	b.n	80017fe <main+0x2ba>
 8001800:	b672      	cpsid	i
 8001802:	e7fe      	b.n	8001802 <main+0x2be>
 8001804:	b672      	cpsid	i
 8001806:	e7fe      	b.n	8001806 <main+0x2c2>
 8001808:	b672      	cpsid	i
 800180a:	e7fe      	b.n	800180a <main+0x2c6>
 800180c:	b672      	cpsid	i
 800180e:	e7fe      	b.n	800180e <main+0x2ca>
 8001810:	b672      	cpsid	i
 8001812:	e7fe      	b.n	8001812 <main+0x2ce>
 8001814:	b672      	cpsid	i
 8001816:	e7fe      	b.n	8001816 <main+0x2d2>
 8001818:	40021000 	.word	0x40021000
 800181c:	50000400 	.word	0x50000400
 8001820:	200001e8 	.word	0x200001e8
 8001824:	40005400 	.word	0x40005400
 8001828:	00300617 	.word	0x00300617
 800182c:	20000298 	.word	0x20000298
 8001830:	40012400 	.word	0x40012400
 8001834:	7cc00000 	.word	0x7cc00000
 8001838:	14000020 	.word	0x14000020
 800183c:	000008fc 	.word	0x000008fc
 8001840:	0c000008 	.word	0x0c000008
 8001844:	07ffff04 	.word	0x07ffff04
 8001848:	200001bc 	.word	0x200001bc
 800184c:	40002800 	.word	0x40002800
 8001850:	200000d8 	.word	0x200000d8
 8001854:	40014400 	.word	0x40014400
 8001858:	00003e7f 	.word	0x00003e7f
 800185c:	0000ffff 	.word	0x0000ffff
 8001860:	20000124 	.word	0x20000124
 8001864:	40002000 	.word	0x40002000
 8001868:	20000170 	.word	0x20000170
 800186c:	40000400 	.word	0x40000400
 8001870:	200000a8 	.word	0x200000a8
 8001874:	2000009a 	.word	0x2000009a
 8001878:	20000098 	.word	0x20000098
 800187c:	200000a0 	.word	0x200000a0
 8001880:	20000097 	.word	0x20000097
		  HAL_TIM_Base_Start(&htim16);
 8001884:	48cf      	ldr	r0, [pc, #828]	@ (8001bc4 <main+0x680>)
 8001886:	f003 f9e1 	bl	8004c4c <HAL_TIM_Base_Start>
		  if(TIM16->CNT >= 1500){
 800188a:	4bcf      	ldr	r3, [pc, #828]	@ (8001bc8 <main+0x684>)
 800188c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800188e:	4bcf      	ldr	r3, [pc, #828]	@ (8001bcc <main+0x688>)
 8001890:	429a      	cmp	r2, r3
 8001892:	d800      	bhi.n	8001896 <main+0x352>
 8001894:	e2bd      	b.n	8001e12 <main+0x8ce>
			  config = 1;
 8001896:	4bce      	ldr	r3, [pc, #824]	@ (8001bd0 <main+0x68c>)
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]
			  sw1 = 0;
 800189c:	4bcd      	ldr	r3, [pc, #820]	@ (8001bd4 <main+0x690>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
			  sw3 = 0;
 80018a2:	4bcd      	ldr	r3, [pc, #820]	@ (8001bd8 <main+0x694>)
 80018a4:	701a      	strb	r2, [r3, #0]
if(sw1 && sw3)
 80018a6:	4653      	mov	r3, sl
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d06f      	beq.n	800198e <main+0x44a>
 80018ae:	4bca      	ldr	r3, [pc, #808]	@ (8001bd8 <main+0x694>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d06b      	beq.n	800198e <main+0x44a>
	__NOP();
 80018b6:	46c0      	nop			@ (mov r8, r8)
if(con >= 3)
 80018b8:	4643      	mov	r3, r8
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b25b      	sxtb	r3, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	dc00      	bgt.n	80018c4 <main+0x380>
 80018c2:	e09a      	b.n	80019fa <main+0x4b6>
	con = 0;
 80018c4:	4bc5      	ldr	r3, [pc, #788]	@ (8001bdc <main+0x698>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
		ssd1306_SetCursor(0, 0);
 80018ca:	2100      	movs	r1, #0
 80018cc:	2000      	movs	r0, #0
 80018ce:	f000 fbed 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set time");
 80018d2:	4fc3      	ldr	r7, [pc, #780]	@ (8001be0 <main+0x69c>)
 80018d4:	4bc3      	ldr	r3, [pc, #780]	@ (8001be4 <main+0x6a0>)
 80018d6:	0038      	movs	r0, r7
 80018d8:	cb06      	ldmia	r3!, {r1, r2}
 80018da:	c006      	stmia	r0!, {r1, r2}
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	7003      	strb	r3, [r0, #0]
		ssd1306_WriteString(buf, Font_11x18);
 80018e0:	4dc1      	ldr	r5, [pc, #772]	@ (8001be8 <main+0x6a4>)
 80018e2:	6829      	ldr	r1, [r5, #0]
 80018e4:	686a      	ldr	r2, [r5, #4]
 80018e6:	0038      	movs	r0, r7
 80018e8:	f000 fbca 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 19);
 80018ec:	2113      	movs	r1, #19
 80018ee:	2000      	movs	r0, #0
 80018f0:	f000 fbdc 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Calibration");
 80018f4:	4bbd      	ldr	r3, [pc, #756]	@ (8001bec <main+0x6a8>)
 80018f6:	003a      	movs	r2, r7
 80018f8:	cb43      	ldmia	r3!, {r0, r1, r6}
 80018fa:	c243      	stmia	r2!, {r0, r1, r6}
		ssd1306_WriteString(buf, Font_11x18);
 80018fc:	6829      	ldr	r1, [r5, #0]
 80018fe:	686a      	ldr	r2, [r5, #4]
 8001900:	0038      	movs	r0, r7
 8001902:	f000 fbbd 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 38);
 8001906:	2126      	movs	r1, #38	@ 0x26
 8001908:	2000      	movs	r0, #0
 800190a:	f000 fbcf 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set size");
 800190e:	4bb8      	ldr	r3, [pc, #736]	@ (8001bf0 <main+0x6ac>)
 8001910:	003a      	movs	r2, r7
 8001912:	cb03      	ldmia	r3!, {r0, r1}
 8001914:	c203      	stmia	r2!, {r0, r1}
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	7013      	strb	r3, [r2, #0]
		ssd1306_WriteString(buf, Font_11x18);
 800191a:	6829      	ldr	r1, [r5, #0]
 800191c:	686a      	ldr	r2, [r5, #4]
 800191e:	0038      	movs	r0, r7
 8001920:	f000 fbae 	bl	8002080 <ssd1306_WriteString>
		if(sw2 && tim3){
 8001924:	4bb3      	ldr	r3, [pc, #716]	@ (8001bf4 <main+0x6b0>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d100      	bne.n	800192e <main+0x3ea>
 800192c:	e25f      	b.n	8001dee <main+0x8aa>
 800192e:	4bb2      	ldr	r3, [pc, #712]	@ (8001bf8 <main+0x6b4>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d100      	bne.n	8001938 <main+0x3f4>
 8001936:	e25a      	b.n	8001dee <main+0x8aa>
			config = 2;
 8001938:	4ba5      	ldr	r3, [pc, #660]	@ (8001bd0 <main+0x68c>)
 800193a:	2202      	movs	r2, #2
 800193c:	701a      	strb	r2, [r3, #0]
			tim3 = 0;
 800193e:	4bae      	ldr	r3, [pc, #696]	@ (8001bf8 <main+0x6b4>)
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
			TIM3->CNT = 0;
 8001944:	4bad      	ldr	r3, [pc, #692]	@ (8001bfc <main+0x6b8>)
 8001946:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	2101      	movs	r1, #1
 800194c:	438a      	bics	r2, r1
 800194e:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001950:	22c8      	movs	r2, #200	@ 0xc8
 8001952:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001954:	48aa      	ldr	r0, [pc, #680]	@ (8001c00 <main+0x6bc>)
 8001956:	f003 f9bd 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 800195a:	e248      	b.n	8001dee <main+0x8aa>
WriteTime();
 800195c:	f7ff fb2e 	bl	8000fbc <WriteTime>
WriteBatteryCharge(BatteryCharge());
 8001960:	f7ff fbae 	bl	80010c0 <BatteryCharge>
 8001964:	f7ff fbf0 	bl	8001148 <WriteBatteryCharge>
DetectImpulse();
 8001968:	f7ff fd00 	bl	800136c <DetectImpulse>
CalculateSpeed();
 800196c:	f7ff fd5a 	bl	8001424 <CalculateSpeed>
if(sw2)
 8001970:	4ba0      	ldr	r3, [pc, #640]	@ (8001bf4 <main+0x6b0>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d107      	bne.n	8001988 <main+0x444>
else if(sw1)
 8001978:	4b96      	ldr	r3, [pc, #600]	@ (8001bd4 <main+0x690>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d100      	bne.n	8001982 <main+0x43e>
 8001980:	e235      	b.n	8001dee <main+0x8aa>
	 ssd1306_NormalDisplay();
 8001982:	f000 fb9e 	bl	80020c2 <ssd1306_NormalDisplay>
 8001986:	e232      	b.n	8001dee <main+0x8aa>
	ssd1306_InvertDisplay();
 8001988:	f000 fb96 	bl	80020b8 <ssd1306_InvertDisplay>
 800198c:	e22f      	b.n	8001dee <main+0x8aa>
else if(sw3 && tim3){
 800198e:	4b92      	ldr	r3, [pc, #584]	@ (8001bd8 <main+0x694>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <main+0x45a>
 8001996:	4b98      	ldr	r3, [pc, #608]	@ (8001bf8 <main+0x6b4>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d11a      	bne.n	80019d4 <main+0x490>
else if(sw1 && tim3){
 800199e:	4b8d      	ldr	r3, [pc, #564]	@ (8001bd4 <main+0x690>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d088      	beq.n	80018b8 <main+0x374>
 80019a6:	4b94      	ldr	r3, [pc, #592]	@ (8001bf8 <main+0x6b4>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d084      	beq.n	80018b8 <main+0x374>
	con--;
 80019ae:	4a8b      	ldr	r2, [pc, #556]	@ (8001bdc <main+0x698>)
 80019b0:	7813      	ldrb	r3, [r2, #0]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	7013      	strb	r3, [r2, #0]
	tim3 = 0;
 80019b6:	4b90      	ldr	r3, [pc, #576]	@ (8001bf8 <main+0x6b4>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 80019bc:	4b8f      	ldr	r3, [pc, #572]	@ (8001bfc <main+0x6b8>)
 80019be:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->SR &= ~TIM_SR_UIF;
 80019c0:	691a      	ldr	r2, [r3, #16]
 80019c2:	2101      	movs	r1, #1
 80019c4:	438a      	bics	r2, r1
 80019c6:	611a      	str	r2, [r3, #16]
	TIM3->ARR = DELAY;
 80019c8:	22c8      	movs	r2, #200	@ 0xc8
 80019ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start_IT(&htim3);
 80019cc:	488c      	ldr	r0, [pc, #560]	@ (8001c00 <main+0x6bc>)
 80019ce:	f003 f981 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 80019d2:	e771      	b.n	80018b8 <main+0x374>
	con++;
 80019d4:	4a81      	ldr	r2, [pc, #516]	@ (8001bdc <main+0x698>)
 80019d6:	7813      	ldrb	r3, [r2, #0]
 80019d8:	3301      	adds	r3, #1
 80019da:	7013      	strb	r3, [r2, #0]
	tim3 = 0;
 80019dc:	4b86      	ldr	r3, [pc, #536]	@ (8001bf8 <main+0x6b4>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 80019e2:	4b86      	ldr	r3, [pc, #536]	@ (8001bfc <main+0x6b8>)
 80019e4:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->SR &= ~TIM_SR_UIF;
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	2101      	movs	r1, #1
 80019ea:	438a      	bics	r2, r1
 80019ec:	611a      	str	r2, [r3, #16]
	TIM3->ARR = DELAY;
 80019ee:	22c8      	movs	r2, #200	@ 0xc8
 80019f0:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start_IT(&htim3);
 80019f2:	4883      	ldr	r0, [pc, #524]	@ (8001c00 <main+0x6bc>)
 80019f4:	f003 f96e 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 80019f8:	e75e      	b.n	80018b8 <main+0x374>
else if(con < 0)
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	db07      	blt.n	8001a0e <main+0x4ca>
switch (con) {
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d051      	beq.n	8001aa6 <main+0x562>
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d006      	beq.n	8001a14 <main+0x4d0>
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d000      	beq.n	8001a0c <main+0x4c8>
 8001a0a:	e1f0      	b.n	8001dee <main+0x8aa>
 8001a0c:	e75d      	b.n	80018ca <main+0x386>
	con = 2;
 8001a0e:	4b73      	ldr	r3, [pc, #460]	@ (8001bdc <main+0x698>)
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
		ssd1306_SetCursor(0, 0);
 8001a14:	2100      	movs	r1, #0
 8001a16:	2000      	movs	r0, #0
 8001a18:	f000 fb48 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Calibration");
 8001a1c:	4f70      	ldr	r7, [pc, #448]	@ (8001be0 <main+0x69c>)
 8001a1e:	4b73      	ldr	r3, [pc, #460]	@ (8001bec <main+0x6a8>)
 8001a20:	003a      	movs	r2, r7
 8001a22:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001a24:	c223      	stmia	r2!, {r0, r1, r5}
		ssd1306_WriteString(buf, Font_11x18);
 8001a26:	4d70      	ldr	r5, [pc, #448]	@ (8001be8 <main+0x6a4>)
 8001a28:	6829      	ldr	r1, [r5, #0]
 8001a2a:	686a      	ldr	r2, [r5, #4]
 8001a2c:	0038      	movs	r0, r7
 8001a2e:	f000 fb27 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 19);
 8001a32:	2113      	movs	r1, #19
 8001a34:	2000      	movs	r0, #0
 8001a36:	f000 fb39 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set size");
 8001a3a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bf0 <main+0x6ac>)
 8001a3c:	0038      	movs	r0, r7
 8001a3e:	cb06      	ldmia	r3!, {r1, r2}
 8001a40:	c006      	stmia	r0!, {r1, r2}
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	7003      	strb	r3, [r0, #0]
		ssd1306_WriteString(buf, Font_11x18);
 8001a46:	6829      	ldr	r1, [r5, #0]
 8001a48:	686a      	ldr	r2, [r5, #4]
 8001a4a:	0038      	movs	r0, r7
 8001a4c:	f000 fb18 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 38);
 8001a50:	2126      	movs	r1, #38	@ 0x26
 8001a52:	2000      	movs	r0, #0
 8001a54:	f000 fb2a 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set time");
 8001a58:	4b62      	ldr	r3, [pc, #392]	@ (8001be4 <main+0x6a0>)
 8001a5a:	003a      	movs	r2, r7
 8001a5c:	cb03      	ldmia	r3!, {r0, r1}
 8001a5e:	c203      	stmia	r2!, {r0, r1}
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	7013      	strb	r3, [r2, #0]
		ssd1306_WriteString(buf, Font_11x18);
 8001a64:	6829      	ldr	r1, [r5, #0]
 8001a66:	686a      	ldr	r2, [r5, #4]
 8001a68:	0038      	movs	r0, r7
 8001a6a:	f000 fb09 	bl	8002080 <ssd1306_WriteString>
		if(sw2 && tim3){
 8001a6e:	4b61      	ldr	r3, [pc, #388]	@ (8001bf4 <main+0x6b0>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d100      	bne.n	8001a78 <main+0x534>
 8001a76:	e1ba      	b.n	8001dee <main+0x8aa>
 8001a78:	4b5f      	ldr	r3, [pc, #380]	@ (8001bf8 <main+0x6b4>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d100      	bne.n	8001a82 <main+0x53e>
 8001a80:	e1b5      	b.n	8001dee <main+0x8aa>
			config = 4;
 8001a82:	4b53      	ldr	r3, [pc, #332]	@ (8001bd0 <main+0x68c>)
 8001a84:	2204      	movs	r2, #4
 8001a86:	701a      	strb	r2, [r3, #0]
			tim3 = 0;
 8001a88:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf8 <main+0x6b4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
			TIM3->CNT = 0;
 8001a8e:	4b5b      	ldr	r3, [pc, #364]	@ (8001bfc <main+0x6b8>)
 8001a90:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001a92:	691a      	ldr	r2, [r3, #16]
 8001a94:	2101      	movs	r1, #1
 8001a96:	438a      	bics	r2, r1
 8001a98:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001a9a:	22c8      	movs	r2, #200	@ 0xc8
 8001a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001a9e:	4858      	ldr	r0, [pc, #352]	@ (8001c00 <main+0x6bc>)
 8001aa0:	f003 f918 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 8001aa4:	e1a3      	b.n	8001dee <main+0x8aa>
		ssd1306_SetCursor(0, 0);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f000 faff 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set size");
 8001aae:	4f4c      	ldr	r7, [pc, #304]	@ (8001be0 <main+0x69c>)
 8001ab0:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf0 <main+0x6ac>)
 8001ab2:	0038      	movs	r0, r7
 8001ab4:	cb06      	ldmia	r3!, {r1, r2}
 8001ab6:	c006      	stmia	r0!, {r1, r2}
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	7003      	strb	r3, [r0, #0]
		ssd1306_WriteString(buf, Font_11x18);
 8001abc:	4d4a      	ldr	r5, [pc, #296]	@ (8001be8 <main+0x6a4>)
 8001abe:	6829      	ldr	r1, [r5, #0]
 8001ac0:	686a      	ldr	r2, [r5, #4]
 8001ac2:	0038      	movs	r0, r7
 8001ac4:	f000 fadc 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 19);
 8001ac8:	2113      	movs	r1, #19
 8001aca:	2000      	movs	r0, #0
 8001acc:	f000 faee 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Set time");
 8001ad0:	4b44      	ldr	r3, [pc, #272]	@ (8001be4 <main+0x6a0>)
 8001ad2:	003a      	movs	r2, r7
 8001ad4:	cb03      	ldmia	r3!, {r0, r1}
 8001ad6:	c203      	stmia	r2!, {r0, r1}
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	7013      	strb	r3, [r2, #0]
		ssd1306_WriteString(buf, Font_11x18);
 8001adc:	6829      	ldr	r1, [r5, #0]
 8001ade:	686a      	ldr	r2, [r5, #4]
 8001ae0:	0038      	movs	r0, r7
 8001ae2:	f000 facd 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 38);
 8001ae6:	2126      	movs	r1, #38	@ 0x26
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f000 fadf 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Calibration");
 8001aee:	4b3f      	ldr	r3, [pc, #252]	@ (8001bec <main+0x6a8>)
 8001af0:	003a      	movs	r2, r7
 8001af2:	cb43      	ldmia	r3!, {r0, r1, r6}
 8001af4:	c243      	stmia	r2!, {r0, r1, r6}
		ssd1306_WriteString(buf, Font_11x18);
 8001af6:	6829      	ldr	r1, [r5, #0]
 8001af8:	686a      	ldr	r2, [r5, #4]
 8001afa:	0038      	movs	r0, r7
 8001afc:	f000 fac0 	bl	8002080 <ssd1306_WriteString>
		if(sw2 && tim3){
 8001b00:	4b3c      	ldr	r3, [pc, #240]	@ (8001bf4 <main+0x6b0>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d100      	bne.n	8001b0a <main+0x5c6>
 8001b08:	e171      	b.n	8001dee <main+0x8aa>
 8001b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001bf8 <main+0x6b4>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d100      	bne.n	8001b14 <main+0x5d0>
 8001b12:	e16c      	b.n	8001dee <main+0x8aa>
			config = 3;
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <main+0x68c>)
 8001b16:	2203      	movs	r2, #3
 8001b18:	701a      	strb	r2, [r3, #0]
			size = 0;
 8001b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c04 <main+0x6c0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	801a      	strh	r2, [r3, #0]
			tim3 = 0;
 8001b20:	4b35      	ldr	r3, [pc, #212]	@ (8001bf8 <main+0x6b4>)
 8001b22:	2100      	movs	r1, #0
 8001b24:	7019      	strb	r1, [r3, #0]
			TIM3->CNT = 0;
 8001b26:	4b35      	ldr	r3, [pc, #212]	@ (8001bfc <main+0x6b8>)
 8001b28:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	438a      	bics	r2, r1
 8001b30:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001b32:	22c8      	movs	r2, #200	@ 0xc8
 8001b34:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001b36:	4832      	ldr	r0, [pc, #200]	@ (8001c00 <main+0x6bc>)
 8001b38:	f003 f8cc 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 8001b3c:	e157      	b.n	8001dee <main+0x8aa>
		ConfigTime();
 8001b3e:	f7ff fb21 	bl	8001184 <ConfigTime>
		break;
 8001b42:	e154      	b.n	8001dee <main+0x8aa>
uint8_t table_of_size[6] = {20, 24, 26, 27, 28, 29};
 8001b44:	4b30      	ldr	r3, [pc, #192]	@ (8001c08 <main+0x6c4>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	9208      	str	r2, [sp, #32]
 8001b4a:	889a      	ldrh	r2, [r3, #4]
 8001b4c:	ab08      	add	r3, sp, #32
 8001b4e:	809a      	strh	r2, [r3, #4]
		if(sw2 && tim3){
 8001b50:	4b28      	ldr	r3, [pc, #160]	@ (8001bf4 <main+0x6b0>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d069      	beq.n	8001c2c <main+0x6e8>
 8001b58:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <main+0x6b4>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d065      	beq.n	8001c2c <main+0x6e8>
			config = 0;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <main+0x68c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]
			switch(sizes){
 8001b66:	4b29      	ldr	r3, [pc, #164]	@ (8001c0c <main+0x6c8>)
 8001b68:	781a      	ldrb	r2, [r3, #0]
 8001b6a:	2a05      	cmp	r2, #5
 8001b6c:	d806      	bhi.n	8001b7c <main+0x638>
 8001b6e:	0093      	lsls	r3, r2, #2
 8001b70:	4a27      	ldr	r2, [pc, #156]	@ (8001c10 <main+0x6cc>)
 8001b72:	58d3      	ldr	r3, [r2, r3]
 8001b74:	469f      	mov	pc, r3
		size = INCH20_WHEEL;
 8001b76:	4b23      	ldr	r3, [pc, #140]	@ (8001c04 <main+0x6c0>)
 8001b78:	4a26      	ldr	r2, [pc, #152]	@ (8001c14 <main+0x6d0>)
 8001b7a:	801a      	strh	r2, [r3, #0]
			tim3 = 0;
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf8 <main+0x6b4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
			TIM3->CNT = 0;
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <main+0x6b8>)
 8001b84:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001b86:	691a      	ldr	r2, [r3, #16]
 8001b88:	2101      	movs	r1, #1
 8001b8a:	438a      	bics	r2, r1
 8001b8c:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001b8e:	22c8      	movs	r2, #200	@ 0xc8
 8001b90:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001b92:	481b      	ldr	r0, [pc, #108]	@ (8001c00 <main+0x6bc>)
 8001b94:	f003 f89e 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
			break;
 8001b98:	e129      	b.n	8001dee <main+0x8aa>
		size = INCH24_WHEEL;
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <main+0x6c0>)
 8001b9c:	4a1e      	ldr	r2, [pc, #120]	@ (8001c18 <main+0x6d4>)
 8001b9e:	801a      	strh	r2, [r3, #0]
				break;
 8001ba0:	e7ec      	b.n	8001b7c <main+0x638>
		size = INCH26_WHEEL;
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <main+0x6c0>)
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c1c <main+0x6d8>)
 8001ba6:	801a      	strh	r2, [r3, #0]
				break;
 8001ba8:	e7e8      	b.n	8001b7c <main+0x638>
		size = INCH27_WHEEL;
 8001baa:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <main+0x6c0>)
 8001bac:	4a1c      	ldr	r2, [pc, #112]	@ (8001c20 <main+0x6dc>)
 8001bae:	801a      	strh	r2, [r3, #0]
				break;
 8001bb0:	e7e4      	b.n	8001b7c <main+0x638>
		size = INCH28_WHEEL;
 8001bb2:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <main+0x6c0>)
 8001bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c24 <main+0x6e0>)
 8001bb6:	801a      	strh	r2, [r3, #0]
				break;
 8001bb8:	e7e0      	b.n	8001b7c <main+0x638>
		size = INCH29_WHEEL;
 8001bba:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <main+0x6c0>)
 8001bbc:	4a1a      	ldr	r2, [pc, #104]	@ (8001c28 <main+0x6e4>)
 8001bbe:	801a      	strh	r2, [r3, #0]
				break;
 8001bc0:	e7dc      	b.n	8001b7c <main+0x638>
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	200000d8 	.word	0x200000d8
 8001bc8:	40014400 	.word	0x40014400
 8001bcc:	000005db 	.word	0x000005db
 8001bd0:	2000009d 	.word	0x2000009d
 8001bd4:	200000a0 	.word	0x200000a0
 8001bd8:	2000009e 	.word	0x2000009e
 8001bdc:	20000097 	.word	0x20000097
 8001be0:	200000ac 	.word	0x200000ac
 8001be4:	08007124 	.word	0x08007124
 8001be8:	20000000 	.word	0x20000000
 8001bec:	08007130 	.word	0x08007130
 8001bf0:	0800713c 	.word	0x0800713c
 8001bf4:	2000009f 	.word	0x2000009f
 8001bf8:	20000014 	.word	0x20000014
 8001bfc:	40000400 	.word	0x40000400
 8001c00:	20000170 	.word	0x20000170
 8001c04:	20000012 	.word	0x20000012
 8001c08:	08007190 	.word	0x08007190
 8001c0c:	20000096 	.word	0x20000096
 8001c10:	08007198 	.word	0x08007198
 8001c14:	0000063b 	.word	0x0000063b
 8001c18:	0000077b 	.word	0x0000077b
 8001c1c:	0000081a 	.word	0x0000081a
 8001c20:	0000086a 	.word	0x0000086a
 8001c24:	000008ba 	.word	0x000008ba
 8001c28:	0000090a 	.word	0x0000090a
		else if(sw3 && tim3){
 8001c2c:	4b87      	ldr	r3, [pc, #540]	@ (8001e4c <main+0x908>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d041      	beq.n	8001cb8 <main+0x774>
 8001c34:	4b86      	ldr	r3, [pc, #536]	@ (8001e50 <main+0x90c>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d03d      	beq.n	8001cb8 <main+0x774>
			sizes++;
 8001c3c:	4b85      	ldr	r3, [pc, #532]	@ (8001e54 <main+0x910>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	b25b      	sxtb	r3, r3
			if(sizes > 5)
 8001c44:	2105      	movs	r1, #5
 8001c46:	0fda      	lsrs	r2, r3, #31
 8001c48:	17c8      	asrs	r0, r1, #31
 8001c4a:	4299      	cmp	r1, r3
 8001c4c:	4142      	adcs	r2, r0
 8001c4e:	4252      	negs	r2, r2
 8001c50:	4013      	ands	r3, r2
			sizes++;
 8001c52:	4a80      	ldr	r2, [pc, #512]	@ (8001e54 <main+0x910>)
 8001c54:	7013      	strb	r3, [r2, #0]
			tim3 = 0;
 8001c56:	4b7e      	ldr	r3, [pc, #504]	@ (8001e50 <main+0x90c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
			TIM3->CNT = 0;
 8001c5c:	4b7e      	ldr	r3, [pc, #504]	@ (8001e58 <main+0x914>)
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001c60:	691a      	ldr	r2, [r3, #16]
 8001c62:	3904      	subs	r1, #4
 8001c64:	438a      	bics	r2, r1
 8001c66:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001c68:	22c8      	movs	r2, #200	@ 0xc8
 8001c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001c6c:	487b      	ldr	r0, [pc, #492]	@ (8001e5c <main+0x918>)
 8001c6e:	f003 f831 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
		ssd1306_SetCursor(33, 0);
 8001c72:	2100      	movs	r1, #0
 8001c74:	2021      	movs	r0, #33	@ 0x21
 8001c76:	f000 fa19 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Wheel");
 8001c7a:	4f79      	ldr	r7, [pc, #484]	@ (8001e60 <main+0x91c>)
 8001c7c:	4b79      	ldr	r3, [pc, #484]	@ (8001e64 <main+0x920>)
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	603a      	str	r2, [r7, #0]
 8001c82:	889b      	ldrh	r3, [r3, #4]
 8001c84:	80bb      	strh	r3, [r7, #4]
		ssd1306_WriteString(buf, Font_11x18);
 8001c86:	4d78      	ldr	r5, [pc, #480]	@ (8001e68 <main+0x924>)
 8001c88:	6829      	ldr	r1, [r5, #0]
 8001c8a:	686a      	ldr	r2, [r5, #4]
 8001c8c:	0038      	movs	r0, r7
 8001c8e:	f000 f9f7 	bl	8002080 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 39);
 8001c92:	2127      	movs	r1, #39	@ 0x27
 8001c94:	2000      	movs	r0, #0
 8001c96:	f000 fa09 	bl	80020ac <ssd1306_SetCursor>
		sprintf(buf, "Size:%dinch", table_of_size[sizes]);
 8001c9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001e54 <main+0x910>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	aa08      	add	r2, sp, #32
 8001ca2:	5cd2      	ldrb	r2, [r2, r3]
 8001ca4:	4971      	ldr	r1, [pc, #452]	@ (8001e6c <main+0x928>)
 8001ca6:	0038      	movs	r0, r7
 8001ca8:	f003 faf6 	bl	8005298 <siprintf>
		ssd1306_WriteString(buf, Font_11x18);
 8001cac:	6829      	ldr	r1, [r5, #0]
 8001cae:	686a      	ldr	r2, [r5, #4]
 8001cb0:	0038      	movs	r0, r7
 8001cb2:	f000 f9e5 	bl	8002080 <ssd1306_WriteString>
		break;
 8001cb6:	e09a      	b.n	8001dee <main+0x8aa>
		else if(sw1 && tim3){
 8001cb8:	4b6d      	ldr	r3, [pc, #436]	@ (8001e70 <main+0x92c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0d8      	beq.n	8001c72 <main+0x72e>
 8001cc0:	4b63      	ldr	r3, [pc, #396]	@ (8001e50 <main+0x90c>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0d4      	beq.n	8001c72 <main+0x72e>
			sizes--;
 8001cc8:	4b62      	ldr	r3, [pc, #392]	@ (8001e54 <main+0x910>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	b25a      	sxtb	r2, r3
			if(sizes < 0)
 8001cd0:	061b      	lsls	r3, r3, #24
 8001cd2:	d410      	bmi.n	8001cf6 <main+0x7b2>
			sizes--;
 8001cd4:	4b5f      	ldr	r3, [pc, #380]	@ (8001e54 <main+0x910>)
 8001cd6:	701a      	strb	r2, [r3, #0]
			tim3 = 0;
 8001cd8:	4b5d      	ldr	r3, [pc, #372]	@ (8001e50 <main+0x90c>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
			TIM3->CNT = 0;
 8001cde:	4b5e      	ldr	r3, [pc, #376]	@ (8001e58 <main+0x914>)
 8001ce0:	625a      	str	r2, [r3, #36]	@ 0x24
			TIM3->SR &= ~TIM_SR_UIF;
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	438a      	bics	r2, r1
 8001ce8:	611a      	str	r2, [r3, #16]
			TIM3->ARR = DELAY;
 8001cea:	22c8      	movs	r2, #200	@ 0xc8
 8001cec:	62da      	str	r2, [r3, #44]	@ 0x2c
			HAL_TIM_Base_Start_IT(&htim3);
 8001cee:	485b      	ldr	r0, [pc, #364]	@ (8001e5c <main+0x918>)
 8001cf0:	f002 fff0 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 8001cf4:	e7bd      	b.n	8001c72 <main+0x72e>
 8001cf6:	2205      	movs	r2, #5
 8001cf8:	e7ec      	b.n	8001cd4 <main+0x790>
		if(zones){
 8001cfa:	4b5e      	ldr	r3, [pc, #376]	@ (8001e74 <main+0x930>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d039      	beq.n	8001d76 <main+0x832>
			ssd1306_SetCursor(17, 0);
 8001d02:	2100      	movs	r1, #0
 8001d04:	2011      	movs	r0, #17
 8001d06:	f000 f9d1 	bl	80020ac <ssd1306_SetCursor>
			sprintf(buf, "Set direct zone");
 8001d0a:	4855      	ldr	r0, [pc, #340]	@ (8001e60 <main+0x91c>)
 8001d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8001e78 <main+0x934>)
 8001d0e:	0002      	movs	r2, r0
 8001d10:	cba2      	ldmia	r3!, {r1, r5, r7}
 8001d12:	c2a2      	stmia	r2!, {r1, r5, r7}
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6013      	str	r3, [r2, #0]
			ssd1306_WriteString(buf, Font_7x10);
 8001d18:	4b58      	ldr	r3, [pc, #352]	@ (8001e7c <main+0x938>)
 8001d1a:	6819      	ldr	r1, [r3, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	f000 f9af 	bl	8002080 <ssd1306_WriteString>
			if(sw2 && tim3){
 8001d22:	4b57      	ldr	r3, [pc, #348]	@ (8001e80 <main+0x93c>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d03d      	beq.n	8001da6 <main+0x862>
 8001d2a:	4b49      	ldr	r3, [pc, #292]	@ (8001e50 <main+0x90c>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d039      	beq.n	8001da6 <main+0x862>
				direct_zone = adc[1];
 8001d32:	4b54      	ldr	r3, [pc, #336]	@ (8001e84 <main+0x940>)
 8001d34:	885a      	ldrh	r2, [r3, #2]
 8001d36:	b292      	uxth	r2, r2
				zones = 0;
 8001d38:	4b4e      	ldr	r3, [pc, #312]	@ (8001e74 <main+0x930>)
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	7019      	strb	r1, [r3, #0]
				config = 0;
 8001d3e:	4b52      	ldr	r3, [pc, #328]	@ (8001e88 <main+0x944>)
 8001d40:	7019      	strb	r1, [r3, #0]
				direct_zone = (direct_zone > dead_zone)?(direct_zone - dead_zone) : (dead_zone - direct_zone);
 8001d42:	4b52      	ldr	r3, [pc, #328]	@ (8001e8c <main+0x948>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d912      	bls.n	8001d70 <main+0x82c>
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	4a50      	ldr	r2, [pc, #320]	@ (8001e90 <main+0x94c>)
 8001d50:	8013      	strh	r3, [r2, #0]
				tim3 = 0;
 8001d52:	4b3f      	ldr	r3, [pc, #252]	@ (8001e50 <main+0x90c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
				TIM3->CNT = 0;
 8001d58:	4b3f      	ldr	r3, [pc, #252]	@ (8001e58 <main+0x914>)
 8001d5a:	625a      	str	r2, [r3, #36]	@ 0x24
				TIM3->SR &= ~TIM_SR_UIF;
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	2101      	movs	r1, #1
 8001d60:	438a      	bics	r2, r1
 8001d62:	611a      	str	r2, [r3, #16]
				TIM3->ARR = DELAY;
 8001d64:	22c8      	movs	r2, #200	@ 0xc8
 8001d66:	62da      	str	r2, [r3, #44]	@ 0x2c
				HAL_TIM_Base_Start_IT(&htim3);
 8001d68:	483c      	ldr	r0, [pc, #240]	@ (8001e5c <main+0x918>)
 8001d6a:	f002 ffb3 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 8001d6e:	e01a      	b.n	8001da6 <main+0x862>
				direct_zone = (direct_zone > dead_zone)?(direct_zone - dead_zone) : (dead_zone - direct_zone);
 8001d70:	1a9b      	subs	r3, r3, r2
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	e7eb      	b.n	8001d4e <main+0x80a>
			ssd1306_SetCursor(17, 0);
 8001d76:	2100      	movs	r1, #0
 8001d78:	2011      	movs	r0, #17
 8001d7a:	f000 f997 	bl	80020ac <ssd1306_SetCursor>
			sprintf(buf, "Set dead zone");
 8001d7e:	4838      	ldr	r0, [pc, #224]	@ (8001e60 <main+0x91c>)
 8001d80:	4b44      	ldr	r3, [pc, #272]	@ (8001e94 <main+0x950>)
 8001d82:	0002      	movs	r2, r0
 8001d84:	cba2      	ldmia	r3!, {r1, r5, r7}
 8001d86:	c2a2      	stmia	r2!, {r1, r5, r7}
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	8013      	strh	r3, [r2, #0]
			ssd1306_WriteString(buf, Font_7x10);
 8001d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e7c <main+0x938>)
 8001d8e:	6819      	ldr	r1, [r3, #0]
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	f000 f975 	bl	8002080 <ssd1306_WriteString>
			if(sw2 && tim3){
 8001d96:	4b3a      	ldr	r3, [pc, #232]	@ (8001e80 <main+0x93c>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <main+0x862>
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e50 <main+0x90c>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d13d      	bne.n	8001e22 <main+0x8de>
			ssd1306_SetCursor(6, 24);
 8001da6:	2118      	movs	r1, #24
 8001da8:	2006      	movs	r0, #6
 8001daa:	f000 f97f 	bl	80020ac <ssd1306_SetCursor>
			sprintf(buf, "%d", adc[1]);
 8001dae:	4b35      	ldr	r3, [pc, #212]	@ (8001e84 <main+0x940>)
 8001db0:	885a      	ldrh	r2, [r3, #2]
 8001db2:	b292      	uxth	r2, r2
 8001db4:	4938      	ldr	r1, [pc, #224]	@ (8001e98 <main+0x954>)
 8001db6:	4f2a      	ldr	r7, [pc, #168]	@ (8001e60 <main+0x91c>)
 8001db8:	0038      	movs	r0, r7
 8001dba:	f003 fa6d 	bl	8005298 <siprintf>
			ssd1306_WriteString(buf, Font_11x18);
 8001dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <main+0x924>)
 8001dc0:	6819      	ldr	r1, [r3, #0]
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	0038      	movs	r0, r7
 8001dc6:	f000 f95b 	bl	8002080 <ssd1306_WriteString>
			ssd1306_SetCursor(6, 48);
 8001dca:	2130      	movs	r1, #48	@ 0x30
 8001dcc:	2006      	movs	r0, #6
 8001dce:	f000 f96d 	bl	80020ac <ssd1306_SetCursor>
			sprintf(buf, "Put middle button");
 8001dd2:	4b32      	ldr	r3, [pc, #200]	@ (8001e9c <main+0x958>)
 8001dd4:	003a      	movs	r2, r7
 8001dd6:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001dd8:	c223      	stmia	r2!, {r0, r1, r5}
 8001dda:	6819      	ldr	r1, [r3, #0]
 8001ddc:	6011      	str	r1, [r2, #0]
 8001dde:	889b      	ldrh	r3, [r3, #4]
 8001de0:	8093      	strh	r3, [r2, #4]
			ssd1306_WriteString(buf, Font_7x10);
 8001de2:	4b26      	ldr	r3, [pc, #152]	@ (8001e7c <main+0x938>)
 8001de4:	6819      	ldr	r1, [r3, #0]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	0038      	movs	r0, r7
 8001dea:	f000 f949 	bl	8002080 <ssd1306_WriteString>
	 ssd1306_UpdateScreen();
 8001dee:	f000 f879 	bl	8001ee4 <ssd1306_UpdateScreen>
	 ssd1306_Clear();
 8001df2:	f000 f973 	bl	80020dc <ssd1306_Clear>
	  if(sw1 && sw3){
 8001df6:	7823      	ldrb	r3, [r4, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d004      	beq.n	8001e06 <main+0x8c2>
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <main+0x908>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d000      	beq.n	8001e06 <main+0x8c2>
 8001e04:	e53e      	b.n	8001884 <main+0x340>
		  HAL_TIM_Base_Stop(&htim16);
 8001e06:	4826      	ldr	r0, [pc, #152]	@ (8001ea0 <main+0x95c>)
 8001e08:	f002 ff4e 	bl	8004ca8 <HAL_TIM_Base_Stop>
		  TIM16->CNT = 0;
 8001e0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ea4 <main+0x960>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	@ 0x24
switch (config){
 8001e12:	4b1d      	ldr	r3, [pc, #116]	@ (8001e88 <main+0x944>)
 8001e14:	781a      	ldrb	r2, [r3, #0]
 8001e16:	2a04      	cmp	r2, #4
 8001e18:	d8e9      	bhi.n	8001dee <main+0x8aa>
 8001e1a:	0093      	lsls	r3, r2, #2
 8001e1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ea8 <main+0x964>)
 8001e1e:	58d3      	ldr	r3, [r2, r3]
 8001e20:	469f      	mov	pc, r3
				dead_zone = adc[1];
 8001e22:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <main+0x940>)
 8001e24:	885a      	ldrh	r2, [r3, #2]
 8001e26:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <main+0x948>)
 8001e28:	801a      	strh	r2, [r3, #0]
				zones = 1;
 8001e2a:	4b12      	ldr	r3, [pc, #72]	@ (8001e74 <main+0x930>)
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	7019      	strb	r1, [r3, #0]
				tim3 = 0;
 8001e30:	4b07      	ldr	r3, [pc, #28]	@ (8001e50 <main+0x90c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
				TIM3->CNT = 0;
 8001e36:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <main+0x914>)
 8001e38:	625a      	str	r2, [r3, #36]	@ 0x24
				TIM3->SR &= ~TIM_SR_UIF;
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	611a      	str	r2, [r3, #16]
				TIM3->ARR = DELAY;
 8001e40:	22c8      	movs	r2, #200	@ 0xc8
 8001e42:	62da      	str	r2, [r3, #44]	@ 0x2c
				HAL_TIM_Base_Start_IT(&htim3);
 8001e44:	4805      	ldr	r0, [pc, #20]	@ (8001e5c <main+0x918>)
 8001e46:	f002 ff45 	bl	8004cd4 <HAL_TIM_Base_Start_IT>
 8001e4a:	e7ac      	b.n	8001da6 <main+0x862>
 8001e4c:	2000009e 	.word	0x2000009e
 8001e50:	20000014 	.word	0x20000014
 8001e54:	20000096 	.word	0x20000096
 8001e58:	40000400 	.word	0x40000400
 8001e5c:	20000170 	.word	0x20000170
 8001e60:	200000ac 	.word	0x200000ac
 8001e64:	08007148 	.word	0x08007148
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	08007150 	.word	0x08007150
 8001e70:	200000a0 	.word	0x200000a0
 8001e74:	20000095 	.word	0x20000095
 8001e78:	0800715c 	.word	0x0800715c
 8001e7c:	20000008 	.word	0x20000008
 8001e80:	2000009f 	.word	0x2000009f
 8001e84:	200000a8 	.word	0x200000a8
 8001e88:	2000009d 	.word	0x2000009d
 8001e8c:	2000009a 	.word	0x2000009a
 8001e90:	20000098 	.word	0x20000098
 8001e94:	0800716c 	.word	0x0800716c
 8001e98:	0800710c 	.word	0x0800710c
 8001e9c:	0800717c 	.word	0x0800717c
 8001ea0:	200000d8 	.word	0x200000d8
 8001ea4:	40014400 	.word	0x40014400
 8001ea8:	080071b0 	.word	0x080071b0

08001eac <Error_Handler>:
 8001eac:	b672      	cpsid	i
  while (1)
 8001eae:	e7fe      	b.n	8001eae <Error_Handler+0x2>

08001eb0 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8001eb0:	b500      	push	{lr}
 8001eb2:	b087      	sub	sp, #28
 8001eb4:	2317      	movs	r3, #23
 8001eb6:	446b      	add	r3, sp
 8001eb8:	7018      	strb	r0, [r3, #0]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &command, 1);
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8001eba:	4806      	ldr	r0, [pc, #24]	@ (8001ed4 <ssd1306_WriteCommand+0x24>)
 8001ebc:	220a      	movs	r2, #10
 8001ebe:	9202      	str	r2, [sp, #8]
 8001ec0:	3a09      	subs	r2, #9
 8001ec2:	9201      	str	r2, [sp, #4]
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2178      	movs	r1, #120	@ 0x78
 8001ecc:	f001 fe74 	bl	8003bb8 <HAL_I2C_Mem_Write>
#endif
}
 8001ed0:	b007      	add	sp, #28
 8001ed2:	bd00      	pop	{pc}
 8001ed4:	200001e8 	.word	0x200001e8

08001ed8 <ssd1306_SetColor>:
	SSD1306.Color = color;
 8001ed8:	4b01      	ldr	r3, [pc, #4]	@ (8001ee0 <ssd1306_SetColor+0x8>)
 8001eda:	7158      	strb	r0, [r3, #5]
}
 8001edc:	4770      	bx	lr
 8001ede:	46c0      	nop			@ (mov r8, r8)
 8001ee0:	20000700 	.word	0x20000700

08001ee4 <ssd1306_UpdateScreen>:
{
 8001ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ee6:	46c6      	mov	lr, r8
 8001ee8:	b500      	push	{lr}
 8001eea:	b084      	sub	sp, #16
	for (i = 0; i < 8; i++)
 8001eec:	4d10      	ldr	r5, [pc, #64]	@ (8001f30 <ssd1306_UpdateScreen+0x4c>)
{
 8001eee:	24b0      	movs	r4, #176	@ 0xb0
{
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, data, size);
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, data, size, 100);
 8001ef0:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <ssd1306_UpdateScreen+0x50>)
 8001ef2:	4698      	mov	r8, r3
 8001ef4:	2764      	movs	r7, #100	@ 0x64
 8001ef6:	2680      	movs	r6, #128	@ 0x80
		ssd1306_WriteCommand(0xB0 + i);
 8001ef8:	0020      	movs	r0, r4
 8001efa:	f7ff ffd9 	bl	8001eb0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(SETLOWCOLUMN);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f7ff ffd6 	bl	8001eb0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(SETHIGHCOLUMN);
 8001f04:	2010      	movs	r0, #16
 8001f06:	f7ff ffd3 	bl	8001eb0 <ssd1306_WriteCommand>
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, data, size, 100);
 8001f0a:	9702      	str	r7, [sp, #8]
 8001f0c:	9601      	str	r6, [sp, #4]
 8001f0e:	9500      	str	r5, [sp, #0]
 8001f10:	2301      	movs	r3, #1
 8001f12:	2240      	movs	r2, #64	@ 0x40
 8001f14:	2178      	movs	r1, #120	@ 0x78
 8001f16:	4640      	mov	r0, r8
 8001f18:	f001 fe4e 	bl	8003bb8 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++)
 8001f1c:	3401      	adds	r4, #1
 8001f1e:	b2e4      	uxtb	r4, r4
 8001f20:	3580      	adds	r5, #128	@ 0x80
 8001f22:	2cb8      	cmp	r4, #184	@ 0xb8
 8001f24:	d1e8      	bne.n	8001ef8 <ssd1306_UpdateScreen+0x14>
}
 8001f26:	b004      	add	sp, #16
 8001f28:	bc80      	pop	{r7}
 8001f2a:	46b8      	mov	r8, r7
 8001f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	20000300 	.word	0x20000300
 8001f34:	200001e8 	.word	0x200001e8

08001f38 <ssd1306_DrawPixel>:
	if (x >= ssd1306_GetWidth() || y >= ssd1306_GetHeight())
 8001f38:	b243      	sxtb	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	db13      	blt.n	8001f66 <ssd1306_DrawPixel+0x2e>
 8001f3e:	293f      	cmp	r1, #63	@ 0x3f
 8001f40:	d811      	bhi.n	8001f66 <ssd1306_DrawPixel+0x2e>
	SSD1306_COLOR color = SSD1306.Color;
 8001f42:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <ssd1306_DrawPixel+0x50>)
 8001f44:	795a      	ldrb	r2, [r3, #5]
	if (SSD1306.Inverted)
 8001f46:	791b      	ldrb	r3, [r3, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00d      	beq.n	8001f68 <ssd1306_DrawPixel+0x30>
	if (color == White)
 8001f4c:	2a00      	cmp	r2, #0
 8001f4e:	d00d      	beq.n	8001f6c <ssd1306_DrawPixel+0x34>
		SSD1306_Buffer[x + (y / 8) * width()] &= ~(1 << (y % 8));
 8001f50:	08cb      	lsrs	r3, r1, #3
 8001f52:	01db      	lsls	r3, r3, #7
 8001f54:	1818      	adds	r0, r3, r0
 8001f56:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <ssd1306_DrawPixel+0x54>)
 8001f58:	2207      	movs	r2, #7
 8001f5a:	400a      	ands	r2, r1
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	4091      	lsls	r1, r2
 8001f60:	5c1a      	ldrb	r2, [r3, r0]
 8001f62:	438a      	bics	r2, r1
 8001f64:	541a      	strb	r2, [r3, r0]
}
 8001f66:	4770      	bx	lr
	if (color == White)
 8001f68:	2a01      	cmp	r2, #1
 8001f6a:	d1f1      	bne.n	8001f50 <ssd1306_DrawPixel+0x18>
		SSD1306_Buffer[x + (y / 8) * width()] |= 1 << (y % 8);
 8001f6c:	08cb      	lsrs	r3, r1, #3
 8001f6e:	01db      	lsls	r3, r3, #7
 8001f70:	181b      	adds	r3, r3, r0
 8001f72:	4806      	ldr	r0, [pc, #24]	@ (8001f8c <ssd1306_DrawPixel+0x54>)
 8001f74:	2207      	movs	r2, #7
 8001f76:	4011      	ands	r1, r2
 8001f78:	3a06      	subs	r2, #6
 8001f7a:	408a      	lsls	r2, r1
 8001f7c:	0001      	movs	r1, r0
 8001f7e:	5cc0      	ldrb	r0, [r0, r3]
 8001f80:	4302      	orrs	r2, r0
 8001f82:	54ca      	strb	r2, [r1, r3]
 8001f84:	e7ef      	b.n	8001f66 <ssd1306_DrawPixel+0x2e>
 8001f86:	46c0      	nop			@ (mov r8, r8)
 8001f88:	20000700 	.word	0x20000700
 8001f8c:	20000300 	.word	0x20000300

08001f90 <ssd1306_WriteChar>:
{
 8001f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f92:	46de      	mov	lr, fp
 8001f94:	4657      	mov	r7, sl
 8001f96:	464e      	mov	r6, r9
 8001f98:	4645      	mov	r5, r8
 8001f9a:	b5e0      	push	{r5, r6, r7, lr}
 8001f9c:	b089      	sub	sp, #36	@ 0x24
 8001f9e:	0005      	movs	r5, r0
 8001fa0:	9005      	str	r0, [sp, #20]
 8001fa2:	9106      	str	r1, [sp, #24]
 8001fa4:	9207      	str	r2, [sp, #28]
 8001fa6:	b2c9      	uxtb	r1, r1
	if (width() <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001fa8:	4b34      	ldr	r3, [pc, #208]	@ (800207c <ssd1306_WriteChar+0xec>)
 8001faa:	881c      	ldrh	r4, [r3, #0]
 8001fac:	1862      	adds	r2, r4, r1
 8001fae:	2a7f      	cmp	r2, #127	@ 0x7f
 8001fb0:	dc5f      	bgt.n	8002072 <ssd1306_WriteChar+0xe2>
 8001fb2:	ab06      	add	r3, sp, #24
 8001fb4:	785a      	ldrb	r2, [r3, #1]
		height() <= (SSD1306.CurrentY + Font.FontHeight))
 8001fb6:	4831      	ldr	r0, [pc, #196]	@ (800207c <ssd1306_WriteChar+0xec>)
 8001fb8:	8846      	ldrh	r6, [r0, #2]
 8001fba:	18b0      	adds	r0, r6, r2
	if (width() <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001fbc:	283f      	cmp	r0, #63	@ 0x3f
 8001fbe:	dc5a      	bgt.n	8002076 <ssd1306_WriteChar+0xe6>
	for (i = 0; i < Font.FontHeight; i++)
 8001fc0:	9204      	str	r2, [sp, #16]
 8001fc2:	2a00      	cmp	r2, #0
 8001fc4:	d04a      	beq.n	800205c <ssd1306_WriteChar+0xcc>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001fc6:	0028      	movs	r0, r5
 8001fc8:	3820      	subs	r0, #32
 8001fca:	4342      	muls	r2, r0
 8001fcc:	0053      	lsls	r3, r2, #1
 8001fce:	469b      	mov	fp, r3
 8001fd0:	b2f3      	uxtb	r3, r6
	for (i = 0; i < Font.FontHeight; i++)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	4692      	mov	sl, r2
		for (j = 0; j < Font.FontWidth; j++)
 8001fd6:	9101      	str	r1, [sp, #4]
				SSD1306.Color = !SSD1306.Color;
 8001fd8:	4f28      	ldr	r7, [pc, #160]	@ (800207c <ssd1306_WriteChar+0xec>)
 8001fda:	465a      	mov	r2, fp
 8001fdc:	9202      	str	r2, [sp, #8]
 8001fde:	9103      	str	r1, [sp, #12]
 8001fe0:	46d3      	mov	fp, sl
 8001fe2:	46a2      	mov	sl, r4
 8001fe4:	001c      	movs	r4, r3
 8001fe6:	e028      	b.n	800203a <ssd1306_WriteChar+0xaa>
 8001fe8:	797e      	ldrb	r6, [r7, #5]
 8001fea:	4273      	negs	r3, r6
 8001fec:	4173      	adcs	r3, r6
 8001fee:	717b      	strb	r3, [r7, #5]
				ssd1306_DrawPixel(SSD1306.CurrentX + j, SSD1306.CurrentY + i);
 8001ff0:	1960      	adds	r0, r4, r5
 8001ff2:	b2c0      	uxtb	r0, r0
 8001ff4:	4651      	mov	r1, sl
 8001ff6:	f7ff ff9f 	bl	8001f38 <ssd1306_DrawPixel>
				SSD1306.Color = !SSD1306.Color;
 8001ffa:	1e73      	subs	r3, r6, #1
 8001ffc:	419e      	sbcs	r6, r3
 8001ffe:	717e      	strb	r6, [r7, #5]
		for (j = 0; j < Font.FontWidth; j++)
 8002000:	3501      	adds	r5, #1
 8002002:	9b01      	ldr	r3, [sp, #4]
 8002004:	42ab      	cmp	r3, r5
 8002006:	d90a      	bls.n	800201e <ssd1306_WriteChar+0x8e>
			if ((b << j) & 0x8000)
 8002008:	4643      	mov	r3, r8
 800200a:	40ab      	lsls	r3, r5
 800200c:	464a      	mov	r2, r9
 800200e:	4213      	tst	r3, r2
 8002010:	d0ea      	beq.n	8001fe8 <ssd1306_WriteChar+0x58>
				ssd1306_DrawPixel(SSD1306.CurrentX + j, SSD1306.CurrentY + i);
 8002012:	1960      	adds	r0, r4, r5
 8002014:	b2c0      	uxtb	r0, r0
 8002016:	4651      	mov	r1, sl
 8002018:	f7ff ff8e 	bl	8001f38 <ssd1306_DrawPixel>
 800201c:	e7f0      	b.n	8002000 <ssd1306_WriteChar+0x70>
 800201e:	4653      	mov	r3, sl
 8002020:	46a2      	mov	sl, r4
 8002022:	001c      	movs	r4, r3
	for (i = 0; i < Font.FontHeight; i++)
 8002024:	2301      	movs	r3, #1
 8002026:	469c      	mov	ip, r3
 8002028:	44e3      	add	fp, ip
 800202a:	9b02      	ldr	r3, [sp, #8]
 800202c:	3302      	adds	r3, #2
 800202e:	9302      	str	r3, [sp, #8]
 8002030:	3401      	adds	r4, #1
 8002032:	b2e4      	uxtb	r4, r4
 8002034:	9b04      	ldr	r3, [sp, #16]
 8002036:	455b      	cmp	r3, fp
 8002038:	d90e      	bls.n	8002058 <ssd1306_WriteChar+0xc8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 800203a:	9b07      	ldr	r3, [sp, #28]
 800203c:	9a02      	ldr	r2, [sp, #8]
 800203e:	5a9b      	ldrh	r3, [r3, r2]
 8002040:	4698      	mov	r8, r3
		for (j = 0; j < Font.FontWidth; j++)
 8002042:	9b03      	ldr	r3, [sp, #12]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ed      	beq.n	8002024 <ssd1306_WriteChar+0x94>
 8002048:	2500      	movs	r5, #0
			if ((b << j) & 0x8000)
 800204a:	2380      	movs	r3, #128	@ 0x80
 800204c:	021b      	lsls	r3, r3, #8
 800204e:	4699      	mov	r9, r3
 8002050:	0023      	movs	r3, r4
 8002052:	4654      	mov	r4, sl
 8002054:	469a      	mov	sl, r3
 8002056:	e7d7      	b.n	8002008 <ssd1306_WriteChar+0x78>
 8002058:	4654      	mov	r4, sl
 800205a:	9903      	ldr	r1, [sp, #12]
	SSD1306.CurrentX += Font.FontWidth;
 800205c:	4a07      	ldr	r2, [pc, #28]	@ (800207c <ssd1306_WriteChar+0xec>)
 800205e:	1909      	adds	r1, r1, r4
 8002060:	8011      	strh	r1, [r2, #0]
	return ch;
 8002062:	9805      	ldr	r0, [sp, #20]
}
 8002064:	b009      	add	sp, #36	@ 0x24
 8002066:	bcf0      	pop	{r4, r5, r6, r7}
 8002068:	46bb      	mov	fp, r7
 800206a:	46b2      	mov	sl, r6
 800206c:	46a9      	mov	r9, r5
 800206e:	46a0      	mov	r8, r4
 8002070:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
 8002072:	2000      	movs	r0, #0
 8002074:	e7f6      	b.n	8002064 <ssd1306_WriteChar+0xd4>
 8002076:	2000      	movs	r0, #0
 8002078:	e7f4      	b.n	8002064 <ssd1306_WriteChar+0xd4>
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	20000700 	.word	0x20000700

08002080 <ssd1306_WriteString>:
{
 8002080:	b510      	push	{r4, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	0004      	movs	r4, r0
 8002086:	9100      	str	r1, [sp, #0]
 8002088:	9201      	str	r2, [sp, #4]
	while (*str)
 800208a:	7800      	ldrb	r0, [r0, #0]
 800208c:	2800      	cmp	r0, #0
 800208e:	d00b      	beq.n	80020a8 <ssd1306_WriteString+0x28>
		if (ssd1306_WriteChar(*str, Font) != *str)
 8002090:	9900      	ldr	r1, [sp, #0]
 8002092:	9a01      	ldr	r2, [sp, #4]
 8002094:	f7ff ff7c 	bl	8001f90 <ssd1306_WriteChar>
 8002098:	0003      	movs	r3, r0
 800209a:	7820      	ldrb	r0, [r4, #0]
 800209c:	4283      	cmp	r3, r0
 800209e:	d103      	bne.n	80020a8 <ssd1306_WriteString+0x28>
		str++;
 80020a0:	3401      	adds	r4, #1
	while (*str)
 80020a2:	7820      	ldrb	r0, [r4, #0]
 80020a4:	2800      	cmp	r0, #0
 80020a6:	d1f3      	bne.n	8002090 <ssd1306_WriteString+0x10>
}
 80020a8:	b002      	add	sp, #8
 80020aa:	bd10      	pop	{r4, pc}

080020ac <ssd1306_SetCursor>:
	SSD1306.CurrentX = x;
 80020ac:	4b01      	ldr	r3, [pc, #4]	@ (80020b4 <ssd1306_SetCursor+0x8>)
 80020ae:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 80020b0:	8059      	strh	r1, [r3, #2]
}
 80020b2:	4770      	bx	lr
 80020b4:	20000700 	.word	0x20000700

080020b8 <ssd1306_InvertDisplay>:
{
 80020b8:	b510      	push	{r4, lr}
	ssd1306_WriteCommand(INVERTDISPLAY);
 80020ba:	20a7      	movs	r0, #167	@ 0xa7
 80020bc:	f7ff fef8 	bl	8001eb0 <ssd1306_WriteCommand>
}
 80020c0:	bd10      	pop	{r4, pc}

080020c2 <ssd1306_NormalDisplay>:
{
 80020c2:	b510      	push	{r4, lr}
	ssd1306_WriteCommand(NORMALDISPLAY);
 80020c4:	20a6      	movs	r0, #166	@ 0xa6
 80020c6:	f7ff fef3 	bl	8001eb0 <ssd1306_WriteCommand>
}
 80020ca:	bd10      	pop	{r4, pc}

080020cc <ssd1306_FlipScreenVertically>:
{
 80020cc:	b510      	push	{r4, lr}
	ssd1306_WriteCommand(SEGREMAP | 0x01);
 80020ce:	20a1      	movs	r0, #161	@ 0xa1
 80020d0:	f7ff feee 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(COMSCANDEC);           //Rotate screen 180 Deg
 80020d4:	20c8      	movs	r0, #200	@ 0xc8
 80020d6:	f7ff feeb 	bl	8001eb0 <ssd1306_WriteCommand>
}
 80020da:	bd10      	pop	{r4, pc}

080020dc <ssd1306_Clear>:
{
 80020dc:	b510      	push	{r4, lr}
	memset(SSD1306_Buffer, 0, SSD1306_BUFFER_SIZE);
 80020de:	4803      	ldr	r0, [pc, #12]	@ (80020ec <ssd1306_Clear+0x10>)
 80020e0:	2280      	movs	r2, #128	@ 0x80
 80020e2:	00d2      	lsls	r2, r2, #3
 80020e4:	2100      	movs	r1, #0
 80020e6:	f003 f8f9 	bl	80052dc <memset>
}
 80020ea:	bd10      	pop	{r4, pc}
 80020ec:	20000300 	.word	0x20000300

080020f0 <ssd1306_Init>:
{
 80020f0:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 5, 1000) != HAL_OK)
 80020f2:	23fa      	movs	r3, #250	@ 0xfa
 80020f4:	483d      	ldr	r0, [pc, #244]	@ (80021ec <ssd1306_Init+0xfc>)
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	2205      	movs	r2, #5
 80020fa:	2178      	movs	r1, #120	@ 0x78
 80020fc:	f001 fe52 	bl	8003da4 <HAL_I2C_IsDeviceReady>
		return 0;
 8002100:	2300      	movs	r3, #0
	if (HAL_I2C_IsDeviceReady(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 5, 1000) != HAL_OK)
 8002102:	2800      	cmp	r0, #0
 8002104:	d003      	beq.n	800210e <ssd1306_Init+0x1e>
		SSD1306.Initialized = 0;
 8002106:	4a3a      	ldr	r2, [pc, #232]	@ (80021f0 <ssd1306_Init+0x100>)
 8002108:	7193      	strb	r3, [r2, #6]
}
 800210a:	0018      	movs	r0, r3
 800210c:	bd10      	pop	{r4, pc}
	ssd1306_WriteCommand(DISPLAYOFF);
 800210e:	30ae      	adds	r0, #174	@ 0xae
 8002110:	f7ff fece 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETDISPLAYCLOCKDIV);
 8002114:	20d5      	movs	r0, #213	@ 0xd5
 8002116:	f7ff fecb 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); // Increase speed of the display max ~96Hz
 800211a:	20f0      	movs	r0, #240	@ 0xf0
 800211c:	f7ff fec8 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETMULTIPLEX);
 8002120:	20a8      	movs	r0, #168	@ 0xa8
 8002122:	f7ff fec5 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(height() - 1);
 8002126:	203f      	movs	r0, #63	@ 0x3f
 8002128:	f7ff fec2 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETDISPLAYOFFSET);
 800212c:	20d3      	movs	r0, #211	@ 0xd3
 800212e:	f7ff febf 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00);
 8002132:	2000      	movs	r0, #0
 8002134:	f7ff febc 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETSTARTLINE);
 8002138:	2040      	movs	r0, #64	@ 0x40
 800213a:	f7ff feb9 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(CHARGEPUMP);
 800213e:	208d      	movs	r0, #141	@ 0x8d
 8002140:	f7ff feb6 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14);
 8002144:	2014      	movs	r0, #20
 8002146:	f7ff feb3 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(MEMORYMODE);
 800214a:	2020      	movs	r0, #32
 800214c:	f7ff feb0 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00);
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff fead 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SEGREMAP);
 8002156:	20a0      	movs	r0, #160	@ 0xa0
 8002158:	f7ff feaa 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(COMSCANINC);
 800215c:	20c0      	movs	r0, #192	@ 0xc0
 800215e:	f7ff fea7 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETCOMPINS);
 8002162:	20da      	movs	r0, #218	@ 0xda
 8002164:	f7ff fea4 	bl	8001eb0 <ssd1306_WriteCommand>
	if (display_geometry == GEOMETRY_128_64)
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <ssd1306_Init+0x104>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d02d      	beq.n	80021cc <ssd1306_Init+0xdc>
	else if (display_geometry == GEOMETRY_128_32)
 8002170:	2b01      	cmp	r3, #1
 8002172:	d02f      	beq.n	80021d4 <ssd1306_Init+0xe4>
	ssd1306_WriteCommand(SETCONTRAST);
 8002174:	2081      	movs	r0, #129	@ 0x81
 8002176:	f7ff fe9b 	bl	8001eb0 <ssd1306_WriteCommand>
	if (display_geometry == GEOMETRY_128_64)
 800217a:	4b1e      	ldr	r3, [pc, #120]	@ (80021f4 <ssd1306_Init+0x104>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d02c      	beq.n	80021dc <ssd1306_Init+0xec>
	else if (display_geometry == GEOMETRY_128_32)
 8002182:	2b01      	cmp	r3, #1
 8002184:	d02e      	beq.n	80021e4 <ssd1306_Init+0xf4>
	ssd1306_WriteCommand(SETPRECHARGE);
 8002186:	20d9      	movs	r0, #217	@ 0xd9
 8002188:	f7ff fe92 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF1);
 800218c:	20f1      	movs	r0, #241	@ 0xf1
 800218e:	f7ff fe8f 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SETVCOMDETECT); //0xDB, (additionally needed to lower the contrast)
 8002192:	20db      	movs	r0, #219	@ 0xdb
 8002194:	f7ff fe8c 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40);	        //0x40 default, to lower the contrast, put 0
 8002198:	2040      	movs	r0, #64	@ 0x40
 800219a:	f7ff fe89 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(DISPLAYALLON_RESUME);
 800219e:	20a4      	movs	r0, #164	@ 0xa4
 80021a0:	f7ff fe86 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(NORMALDISPLAY);
 80021a4:	20a6      	movs	r0, #166	@ 0xa6
 80021a6:	f7ff fe83 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x2e);            // stop scroll
 80021aa:	202e      	movs	r0, #46	@ 0x2e
 80021ac:	f7ff fe80 	bl	8001eb0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(DISPLAYON);
 80021b0:	20af      	movs	r0, #175	@ 0xaf
 80021b2:	f7ff fe7d 	bl	8001eb0 <ssd1306_WriteCommand>
	SSD1306.CurrentX = 0;
 80021b6:	4b0e      	ldr	r3, [pc, #56]	@ (80021f0 <ssd1306_Init+0x100>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80021bc:	805a      	strh	r2, [r3, #2]
	SSD1306.Color = Black;
 80021be:	715a      	strb	r2, [r3, #5]
	ssd1306_Clear();
 80021c0:	f7ff ff8c 	bl	80020dc <ssd1306_Clear>
	ssd1306_UpdateScreen();
 80021c4:	f7ff fe8e 	bl	8001ee4 <ssd1306_UpdateScreen>
	return 1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e79c      	b.n	8002106 <ssd1306_Init+0x16>
	  ssd1306_WriteCommand(0x12);
 80021cc:	2012      	movs	r0, #18
 80021ce:	f7ff fe6f 	bl	8001eb0 <ssd1306_WriteCommand>
 80021d2:	e7cf      	b.n	8002174 <ssd1306_Init+0x84>
	  ssd1306_WriteCommand(0x02);
 80021d4:	2002      	movs	r0, #2
 80021d6:	f7ff fe6b 	bl	8001eb0 <ssd1306_WriteCommand>
 80021da:	e7cb      	b.n	8002174 <ssd1306_Init+0x84>
	  ssd1306_WriteCommand(0xCF);
 80021dc:	20cf      	movs	r0, #207	@ 0xcf
 80021de:	f7ff fe67 	bl	8001eb0 <ssd1306_WriteCommand>
 80021e2:	e7d0      	b.n	8002186 <ssd1306_Init+0x96>
	  ssd1306_WriteCommand(0x8F);
 80021e4:	208f      	movs	r0, #143	@ 0x8f
 80021e6:	f7ff fe63 	bl	8001eb0 <ssd1306_WriteCommand>
 80021ea:	e7cc      	b.n	8002186 <ssd1306_Init+0x96>
 80021ec:	200001e8 	.word	0x200001e8
 80021f0:	20000700 	.word	0x20000700
 80021f4:	200002fc 	.word	0x200002fc

080021f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <HAL_MspInit+0x2c>)
 80021fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80021fe:	2201      	movs	r2, #1
 8002200:	4311      	orrs	r1, r2
 8002202:	6419      	str	r1, [r3, #64]	@ 0x40
 8002204:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002206:	400a      	ands	r2, r1
 8002208:	9200      	str	r2, [sp, #0]
 800220a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800220e:	2180      	movs	r1, #128	@ 0x80
 8002210:	0549      	lsls	r1, r1, #21
 8002212:	430a      	orrs	r2, r1
 8002214:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002218:	400b      	ands	r3, r1
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800221e:	b002      	add	sp, #8
 8002220:	4770      	bx	lr
 8002222:	46c0      	nop			@ (mov r8, r8)
 8002224:	40021000 	.word	0x40021000

08002228 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002228:	b530      	push	{r4, r5, lr}
 800222a:	b08f      	sub	sp, #60	@ 0x3c
 800222c:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	2214      	movs	r2, #20
 8002230:	2100      	movs	r1, #0
 8002232:	a809      	add	r0, sp, #36	@ 0x24
 8002234:	f003 f852 	bl	80052dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002238:	2218      	movs	r2, #24
 800223a:	2100      	movs	r1, #0
 800223c:	a803      	add	r0, sp, #12
 800223e:	f003 f84d 	bl	80052dc <memset>
  if(hadc->Instance==ADC1)
 8002242:	4b2a      	ldr	r3, [pc, #168]	@ (80022ec <HAL_ADC_MspInit+0xc4>)
 8002244:	6822      	ldr	r2, [r4, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d001      	beq.n	800224e <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800224a:	b00f      	add	sp, #60	@ 0x3c
 800224c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	01db      	lsls	r3, r3, #7
 8002252:	9303      	str	r3, [sp, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLADC;
 8002254:	2380      	movs	r3, #128	@ 0x80
 8002256:	05db      	lsls	r3, r3, #23
 8002258:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800225a:	a803      	add	r0, sp, #12
 800225c:	f002 fa96 	bl	800478c <HAL_RCCEx_PeriphCLKConfig>
 8002260:	2800      	cmp	r0, #0
 8002262:	d13d      	bne.n	80022e0 <HAL_ADC_MspInit+0xb8>
    __HAL_RCC_ADC_CLK_ENABLE();
 8002264:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_ADC_MspInit+0xc8>)
 8002266:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002268:	2180      	movs	r1, #128	@ 0x80
 800226a:	0349      	lsls	r1, r1, #13
 800226c:	430a      	orrs	r2, r1
 800226e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002270:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002272:	400a      	ands	r2, r1
 8002274:	9201      	str	r2, [sp, #4]
 8002276:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002278:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800227a:	2201      	movs	r2, #1
 800227c:	4311      	orrs	r1, r2
 800227e:	6359      	str	r1, [r3, #52]	@ 0x34
 8002280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002282:	401a      	ands	r2, r3
 8002284:	9202      	str	r2, [sp, #8]
 8002286:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BAT_Pin|HALL_Pin;
 8002288:	2328      	movs	r3, #40	@ 0x28
 800228a:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800228c:	3b25      	subs	r3, #37	@ 0x25
 800228e:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2500      	movs	r5, #0
 8002292:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	20a0      	movs	r0, #160	@ 0xa0
 8002296:	a909      	add	r1, sp, #36	@ 0x24
 8002298:	05c0      	lsls	r0, r0, #23
 800229a:	f001 f9b7 	bl	800360c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800229e:	4815      	ldr	r0, [pc, #84]	@ (80022f4 <HAL_ADC_MspInit+0xcc>)
 80022a0:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <HAL_ADC_MspInit+0xd0>)
 80022a2:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80022a4:	2305      	movs	r3, #5
 80022a6:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022a8:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022aa:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80022ac:	337b      	adds	r3, #123	@ 0x7b
 80022ae:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022b0:	3380      	adds	r3, #128	@ 0x80
 80022b2:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022b4:	2380      	movs	r3, #128	@ 0x80
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80022ba:	2320      	movs	r3, #32
 80022bc:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80022be:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80022c0:	f001 f88c 	bl	80033dc <HAL_DMA_Init>
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d10e      	bne.n	80022e6 <HAL_ADC_MspInit+0xbe>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80022c8:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <HAL_ADC_MspInit+0xcc>)
 80022ca:	6523      	str	r3, [r4, #80]	@ 0x50
 80022cc:	629c      	str	r4, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2100      	movs	r1, #0
 80022d2:	200c      	movs	r0, #12
 80022d4:	f000 ffea 	bl	80032ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80022d8:	200c      	movs	r0, #12
 80022da:	f001 f819 	bl	8003310 <HAL_NVIC_EnableIRQ>
}
 80022de:	e7b4      	b.n	800224a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 80022e0:	f7ff fde4 	bl	8001eac <Error_Handler>
 80022e4:	e7be      	b.n	8002264 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80022e6:	f7ff fde1 	bl	8001eac <Error_Handler>
 80022ea:	e7ed      	b.n	80022c8 <HAL_ADC_MspInit+0xa0>
 80022ec:	40012400 	.word	0x40012400
 80022f0:	40021000 	.word	0x40021000
 80022f4:	2000023c 	.word	0x2000023c
 80022f8:	40020008 	.word	0x40020008

080022fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022fc:	b510      	push	{r4, lr}
 80022fe:	b08e      	sub	sp, #56	@ 0x38
 8002300:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002302:	2214      	movs	r2, #20
 8002304:	2100      	movs	r1, #0
 8002306:	a809      	add	r0, sp, #36	@ 0x24
 8002308:	f002 ffe8 	bl	80052dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800230c:	2218      	movs	r2, #24
 800230e:	2100      	movs	r1, #0
 8002310:	a803      	add	r0, sp, #12
 8002312:	f002 ffe3 	bl	80052dc <memset>
  if(hi2c->Instance==I2C1)
 8002316:	4b18      	ldr	r3, [pc, #96]	@ (8002378 <HAL_I2C_MspInit+0x7c>)
 8002318:	6822      	ldr	r2, [r4, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d001      	beq.n	8002322 <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800231e:	b00e      	add	sp, #56	@ 0x38
 8002320:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002322:	2320      	movs	r3, #32
 8002324:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002326:	a803      	add	r0, sp, #12
 8002328:	f002 fa30 	bl	800478c <HAL_RCCEx_PeriphCLKConfig>
 800232c:	2800      	cmp	r0, #0
 800232e:	d11f      	bne.n	8002370 <HAL_I2C_MspInit+0x74>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002330:	4c12      	ldr	r4, [pc, #72]	@ (800237c <HAL_I2C_MspInit+0x80>)
 8002332:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002334:	2302      	movs	r3, #2
 8002336:	431a      	orrs	r2, r3
 8002338:	6362      	str	r2, [r4, #52]	@ 0x34
 800233a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800233c:	4013      	ands	r3, r2
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002342:	23c0      	movs	r3, #192	@ 0xc0
 8002344:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002346:	3bae      	subs	r3, #174	@ 0xae
 8002348:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234e:	930c      	str	r3, [sp, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002350:	3306      	adds	r3, #6
 8002352:	930d      	str	r3, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002354:	a909      	add	r1, sp, #36	@ 0x24
 8002356:	480a      	ldr	r0, [pc, #40]	@ (8002380 <HAL_I2C_MspInit+0x84>)
 8002358:	f001 f958 	bl	800360c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800235c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800235e:	2280      	movs	r2, #128	@ 0x80
 8002360:	0392      	lsls	r2, r2, #14
 8002362:	4313      	orrs	r3, r2
 8002364:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002366:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002368:	4013      	ands	r3, r2
 800236a:	9302      	str	r3, [sp, #8]
 800236c:	9b02      	ldr	r3, [sp, #8]
}
 800236e:	e7d6      	b.n	800231e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8002370:	f7ff fd9c 	bl	8001eac <Error_Handler>
 8002374:	e7dc      	b.n	8002330 <HAL_I2C_MspInit+0x34>
 8002376:	46c0      	nop			@ (mov r8, r8)
 8002378:	40005400 	.word	0x40005400
 800237c:	40021000 	.word	0x40021000
 8002380:	50000400 	.word	0x50000400

08002384 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002384:	b510      	push	{r4, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	0004      	movs	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800238a:	2218      	movs	r2, #24
 800238c:	2100      	movs	r1, #0
 800238e:	a802      	add	r0, sp, #8
 8002390:	f002 ffa4 	bl	80052dc <memset>
  if(hrtc->Instance==RTC)
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_RTC_MspInit+0x58>)
 8002396:	6822      	ldr	r2, [r4, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800239c:	b008      	add	sp, #32
 800239e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023a0:	2380      	movs	r3, #128	@ 0x80
 80023a2:	029b      	lsls	r3, r3, #10
 80023a4:	9302      	str	r3, [sp, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80023a6:	2380      	movs	r3, #128	@ 0x80
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023ac:	a802      	add	r0, sp, #8
 80023ae:	f002 f9ed 	bl	800478c <HAL_RCCEx_PeriphCLKConfig>
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d10f      	bne.n	80023d6 <HAL_RTC_MspInit+0x52>
    __HAL_RCC_RTC_ENABLE();
 80023b6:	4b0a      	ldr	r3, [pc, #40]	@ (80023e0 <HAL_RTC_MspInit+0x5c>)
 80023b8:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80023ba:	2280      	movs	r2, #128	@ 0x80
 80023bc:	0212      	lsls	r2, r2, #8
 80023be:	430a      	orrs	r2, r1
 80023c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80023c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023c4:	2180      	movs	r1, #128	@ 0x80
 80023c6:	00c9      	lsls	r1, r1, #3
 80023c8:	430a      	orrs	r2, r1
 80023ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ce:	400b      	ands	r3, r1
 80023d0:	9301      	str	r3, [sp, #4]
 80023d2:	9b01      	ldr	r3, [sp, #4]
}
 80023d4:	e7e2      	b.n	800239c <HAL_RTC_MspInit+0x18>
      Error_Handler();
 80023d6:	f7ff fd69 	bl	8001eac <Error_Handler>
 80023da:	e7ec      	b.n	80023b6 <HAL_RTC_MspInit+0x32>
 80023dc:	40002800 	.word	0x40002800
 80023e0:	40021000 	.word	0x40021000

080023e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023e4:	b500      	push	{lr}
 80023e6:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM3)
 80023e8:	6803      	ldr	r3, [r0, #0]
 80023ea:	4a19      	ldr	r2, [pc, #100]	@ (8002450 <HAL_TIM_Base_MspInit+0x6c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d007      	beq.n	8002400 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 80023f0:	4a18      	ldr	r2, [pc, #96]	@ (8002454 <HAL_TIM_Base_MspInit+0x70>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d016      	beq.n	8002424 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM14_CLK_ENABLE();
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 80023f6:	4a18      	ldr	r2, [pc, #96]	@ (8002458 <HAL_TIM_Base_MspInit+0x74>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d01e      	beq.n	800243a <HAL_TIM_Base_MspInit+0x56>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 80023fc:	b005      	add	sp, #20
 80023fe:	bd00      	pop	{pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002400:	4a16      	ldr	r2, [pc, #88]	@ (800245c <HAL_TIM_Base_MspInit+0x78>)
 8002402:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002404:	2302      	movs	r3, #2
 8002406:	4319      	orrs	r1, r3
 8002408:	63d1      	str	r1, [r2, #60]	@ 0x3c
 800240a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800240c:	4013      	ands	r3, r2
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	2010      	movs	r0, #16
 8002418:	f000 ff48 	bl	80032ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800241c:	2010      	movs	r0, #16
 800241e:	f000 ff77 	bl	8003310 <HAL_NVIC_EnableIRQ>
 8002422:	e7eb      	b.n	80023fc <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002424:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <HAL_TIM_Base_MspInit+0x78>)
 8002426:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	0209      	lsls	r1, r1, #8
 800242c:	430a      	orrs	r2, r1
 800242e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	400b      	ands	r3, r1
 8002434:	9302      	str	r3, [sp, #8]
 8002436:	9b02      	ldr	r3, [sp, #8]
 8002438:	e7e0      	b.n	80023fc <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800243a:	4b08      	ldr	r3, [pc, #32]	@ (800245c <HAL_TIM_Base_MspInit+0x78>)
 800243c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800243e:	2180      	movs	r1, #128	@ 0x80
 8002440:	0289      	lsls	r1, r1, #10
 8002442:	430a      	orrs	r2, r1
 8002444:	641a      	str	r2, [r3, #64]	@ 0x40
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	400b      	ands	r3, r1
 800244a:	9303      	str	r3, [sp, #12]
 800244c:	9b03      	ldr	r3, [sp, #12]
}
 800244e:	e7d5      	b.n	80023fc <HAL_TIM_Base_MspInit+0x18>
 8002450:	40000400 	.word	0x40000400
 8002454:	40002000 	.word	0x40002000
 8002458:	40014400 	.word	0x40014400
 800245c:	40021000 	.word	0x40021000

08002460 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002460:	e7fe      	b.n	8002460 <NMI_Handler>

08002462 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <HardFault_Handler>

08002464 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002464:	4770      	bx	lr

08002466 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002466:	4770      	bx	lr

08002468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002468:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800246a:	f000 f8c3 	bl	80025f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800246e:	bd10      	pop	{r4, pc}

08002470 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002470:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sw1_Pin);
 8002472:	2001      	movs	r0, #1
 8002474:	f001 f9b6 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002478:	bd10      	pop	{r4, pc}

0800247a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800247a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sw3_Pin);
 800247c:	2040      	movs	r0, #64	@ 0x40
 800247e:	f001 f9b1 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Sw2_Pin);
 8002482:	2080      	movs	r0, #128	@ 0x80
 8002484:	f001 f9ae 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(STDBY_BAT_Pin);
 8002488:	2080      	movs	r0, #128	@ 0x80
 800248a:	0100      	lsls	r0, r0, #4
 800248c:	f001 f9aa 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CHRG_BAT_Pin);
 8002490:	2080      	movs	r0, #128	@ 0x80
 8002492:	0140      	lsls	r0, r0, #5
 8002494:	f001 f9a6 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002498:	bd10      	pop	{r4, pc}
	...

0800249c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800249c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800249e:	4802      	ldr	r0, [pc, #8]	@ (80024a8 <DMA1_Channel1_IRQHandler+0xc>)
 80024a0:	f001 f84e 	bl	8003540 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80024a4:	bd10      	pop	{r4, pc}
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	2000023c 	.word	0x2000023c

080024ac <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80024ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024ae:	4802      	ldr	r0, [pc, #8]	@ (80024b8 <ADC1_IRQHandler+0xc>)
 80024b0:	f000 fa22 	bl	80028f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80024b4:	bd10      	pop	{r4, pc}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	20000298 	.word	0x20000298

080024bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */
tim3 = 1;
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <TIM3_IRQHandler+0x18>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
//if(tim3 > 1)
HAL_TIM_Base_Stop_IT(&htim3);
 80024c4:	4c04      	ldr	r4, [pc, #16]	@ (80024d8 <TIM3_IRQHandler+0x1c>)
 80024c6:	0020      	movs	r0, r4
 80024c8:	f002 fc36 	bl	8004d38 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024cc:	0020      	movs	r0, r4
 80024ce:	f002 fc55 	bl	8004d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024d2:	bd10      	pop	{r4, pc}
 80024d4:	20000014 	.word	0x20000014
 80024d8:	20000170 	.word	0x20000170

080024dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024dc:	b510      	push	{r4, lr}
 80024de:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002514 <_sbrk+0x38>)
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <_sbrk+0x3c>)
 80024e4:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e6:	490d      	ldr	r1, [pc, #52]	@ (800251c <_sbrk+0x40>)
 80024e8:	6809      	ldr	r1, [r1, #0]
 80024ea:	2900      	cmp	r1, #0
 80024ec:	d007      	beq.n	80024fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ee:	490b      	ldr	r1, [pc, #44]	@ (800251c <_sbrk+0x40>)
 80024f0:	6808      	ldr	r0, [r1, #0]
 80024f2:	18c3      	adds	r3, r0, r3
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d806      	bhi.n	8002506 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80024f8:	4a08      	ldr	r2, [pc, #32]	@ (800251c <_sbrk+0x40>)
 80024fa:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80024fc:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80024fe:	4907      	ldr	r1, [pc, #28]	@ (800251c <_sbrk+0x40>)
 8002500:	4807      	ldr	r0, [pc, #28]	@ (8002520 <_sbrk+0x44>)
 8002502:	6008      	str	r0, [r1, #0]
 8002504:	e7f3      	b.n	80024ee <_sbrk+0x12>
    errno = ENOMEM;
 8002506:	f002 fef1 	bl	80052ec <__errno>
 800250a:	230c      	movs	r3, #12
 800250c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800250e:	2001      	movs	r0, #1
 8002510:	4240      	negs	r0, r0
 8002512:	e7f3      	b.n	80024fc <_sbrk+0x20>
 8002514:	20002000 	.word	0x20002000
 8002518:	00000400 	.word	0x00000400
 800251c:	20000708 	.word	0x20000708
 8002520:	20000858 	.word	0x20000858

08002524 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002524:	4770      	bx	lr
	...

08002528 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002528:	480d      	ldr	r0, [pc, #52]	@ (8002560 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800252a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800252c:	f7ff fffa 	bl	8002524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002530:	480c      	ldr	r0, [pc, #48]	@ (8002564 <LoopForever+0x6>)
  ldr r1, =_edata
 8002532:	490d      	ldr	r1, [pc, #52]	@ (8002568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <LoopForever+0xe>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002538:	e002      	b.n	8002540 <LoopCopyDataInit>

0800253a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800253c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800253e:	3304      	adds	r3, #4

08002540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002544:	d3f9      	bcc.n	800253a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002546:	4a0a      	ldr	r2, [pc, #40]	@ (8002570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002548:	4c0a      	ldr	r4, [pc, #40]	@ (8002574 <LoopForever+0x16>)
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800254c:	e001      	b.n	8002552 <LoopFillZerobss>

0800254e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800254e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002550:	3204      	adds	r2, #4

08002552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002554:	d3fb      	bcc.n	800254e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002556:	f002 fecf 	bl	80052f8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800255a:	f7fe fff3 	bl	8001544 <main>

0800255e <LoopForever>:

LoopForever:
  b LoopForever
 800255e:	e7fe      	b.n	800255e <LoopForever>
  ldr   r0, =_estack
 8002560:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002568:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800256c:	08007240 	.word	0x08007240
  ldr r2, =_sbss
 8002570:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002574:	20000858 	.word	0x20000858

08002578 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002578:	e7fe      	b.n	8002578 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

0800257c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800257c:	b570      	push	{r4, r5, r6, lr}
 800257e:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002580:	4b0f      	ldr	r3, [pc, #60]	@ (80025c0 <HAL_InitTick+0x44>)
 8002582:	7819      	ldrb	r1, [r3, #0]
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002584:	2001      	movs	r0, #1
  if ((uint32_t)uwTickFreq != 0U)
 8002586:	2900      	cmp	r1, #0
 8002588:	d100      	bne.n	800258c <HAL_InitTick+0x10>
  }

  /* Return function status */
  return status;
}
 800258a:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800258c:	4d0d      	ldr	r5, [pc, #52]	@ (80025c4 <HAL_InitTick+0x48>)
 800258e:	20fa      	movs	r0, #250	@ 0xfa
 8002590:	0080      	lsls	r0, r0, #2
 8002592:	f7fd fdbf 	bl	8000114 <__udivsi3>
 8002596:	0001      	movs	r1, r0
 8002598:	6828      	ldr	r0, [r5, #0]
 800259a:	f7fd fdbb 	bl	8000114 <__udivsi3>
 800259e:	f000 fec3 	bl	8003328 <HAL_SYSTICK_Config>
 80025a2:	0003      	movs	r3, r0
      status = HAL_ERROR;
 80025a4:	2001      	movs	r0, #1
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1ef      	bne.n	800258a <HAL_InitTick+0xe>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025aa:	2c03      	cmp	r4, #3
 80025ac:	d8ed      	bhi.n	800258a <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ae:	2200      	movs	r2, #0
 80025b0:	0021      	movs	r1, r4
 80025b2:	4240      	negs	r0, r0
 80025b4:	f000 fe7a 	bl	80032ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025b8:	4b03      	ldr	r3, [pc, #12]	@ (80025c8 <HAL_InitTick+0x4c>)
 80025ba:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80025bc:	2000      	movs	r0, #0
 80025be:	e7e4      	b.n	800258a <HAL_InitTick+0xe>
 80025c0:	2000001c 	.word	0x2000001c
 80025c4:	20000018 	.word	0x20000018
 80025c8:	20000020 	.word	0x20000020

080025cc <HAL_Init>:
{
 80025cc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025ce:	4a08      	ldr	r2, [pc, #32]	@ (80025f0 <HAL_Init+0x24>)
 80025d0:	6811      	ldr	r1, [r2, #0]
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	430b      	orrs	r3, r1
 80025d8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025da:	2003      	movs	r0, #3
 80025dc:	f7ff ffce 	bl	800257c <HAL_InitTick>
 80025e0:	1e04      	subs	r4, r0, #0
 80025e2:	d002      	beq.n	80025ea <HAL_Init+0x1e>
    status = HAL_ERROR;
 80025e4:	2401      	movs	r4, #1
}
 80025e6:	0020      	movs	r0, r4
 80025e8:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 80025ea:	f7ff fe05 	bl	80021f8 <HAL_MspInit>
 80025ee:	e7fa      	b.n	80025e6 <HAL_Init+0x1a>
 80025f0:	40022000 	.word	0x40022000

080025f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80025f4:	4a03      	ldr	r2, [pc, #12]	@ (8002604 <HAL_IncTick+0x10>)
 80025f6:	6811      	ldr	r1, [r2, #0]
 80025f8:	4b03      	ldr	r3, [pc, #12]	@ (8002608 <HAL_IncTick+0x14>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	185b      	adds	r3, r3, r1
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	4770      	bx	lr
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	2000070c 	.word	0x2000070c
 8002608:	2000001c 	.word	0x2000001c

0800260c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800260c:	4b01      	ldr	r3, [pc, #4]	@ (8002614 <HAL_GetTick+0x8>)
 800260e:	6818      	ldr	r0, [r3, #0]
}
 8002610:	4770      	bx	lr
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	2000070c 	.word	0x2000070c

08002618 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800261a:	b083      	sub	sp, #12
 800261c:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800261e:	2300      	movs	r3, #0
 8002620:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002622:	2800      	cmp	r0, #0
 8002624:	d100      	bne.n	8002628 <HAL_ADC_Init+0x10>
 8002626:	e0ff      	b.n	8002828 <HAL_ADC_Init+0x210>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002628:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800262a:	2b00      	cmp	r3, #0
 800262c:	d100      	bne.n	8002630 <HAL_ADC_Init+0x18>
 800262e:	e0b6      	b.n	800279e <HAL_ADC_Init+0x186>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002630:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	00d2      	lsls	r2, r2, #3
 8002636:	d417      	bmi.n	8002668 <HAL_ADC_Init+0x50>
  MODIFY_REG(ADCx->CR,
 8002638:	6899      	ldr	r1, [r3, #8]
 800263a:	4a7c      	ldr	r2, [pc, #496]	@ (800282c <HAL_ADC_Init+0x214>)
 800263c:	4011      	ands	r1, r2
 800263e:	2280      	movs	r2, #128	@ 0x80
 8002640:	0552      	lsls	r2, r2, #21
 8002642:	430a      	orrs	r2, r1
 8002644:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002646:	4b7a      	ldr	r3, [pc, #488]	@ (8002830 <HAL_ADC_Init+0x218>)
 8002648:	6818      	ldr	r0, [r3, #0]
 800264a:	497a      	ldr	r1, [pc, #488]	@ (8002834 <HAL_ADC_Init+0x21c>)
 800264c:	f7fd fd62 	bl	8000114 <__udivsi3>
 8002650:	3001      	adds	r0, #1
 8002652:	0040      	lsls	r0, r0, #1
 8002654:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8002656:	9b01      	ldr	r3, [sp, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_ADC_Init+0x50>
    {
      wait_loop_index--;
 800265c:	9b01      	ldr	r3, [sp, #4]
 800265e:	3b01      	subs	r3, #1
 8002660:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002662:	9b01      	ldr	r3, [sp, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f9      	bne.n	800265c <HAL_ADC_Init+0x44>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002668:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800266a:	688b      	ldr	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266c:	2000      	movs	r0, #0
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	d408      	bmi.n	8002684 <HAL_ADC_Init+0x6c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002672:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002674:	2210      	movs	r2, #16
 8002676:	4313      	orrs	r3, r2
 8002678:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800267c:	3a0f      	subs	r2, #15
 800267e:	4313      	orrs	r3, r2
 8002680:	65e3      	str	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002682:	3001      	adds	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002684:	688d      	ldr	r5, [r1, #8]
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002686:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002688:	2310      	movs	r3, #16
 800268a:	4013      	ands	r3, r2
 800268c:	2204      	movs	r2, #4
 800268e:	402a      	ands	r2, r5
 8002690:	4313      	orrs	r3, r2
 8002692:	d000      	beq.n	8002696 <HAL_ADC_Init+0x7e>
 8002694:	e0c1      	b.n	800281a <HAL_ADC_Init+0x202>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002696:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002698:	4a67      	ldr	r2, [pc, #412]	@ (8002838 <HAL_ADC_Init+0x220>)
 800269a:	4013      	ands	r3, r2
 800269c:	3206      	adds	r2, #6
 800269e:	32ff      	adds	r2, #255	@ 0xff
 80026a0:	4313      	orrs	r3, r2
 80026a2:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026a4:	688b      	ldr	r3, [r1, #8]
 80026a6:	07db      	lsls	r3, r3, #31
 80026a8:	d44f      	bmi.n	800274a <HAL_ADC_Init+0x132>
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80026aa:	7ea5      	ldrb	r5, [r4, #26]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80026ac:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 80026ae:	1e73      	subs	r3, r6, #1
 80026b0:	419e      	sbcs	r6, r3
 80026b2:	0336      	lsls	r6, r6, #12
 80026b4:	68a2      	ldr	r2, [r4, #8]
 80026b6:	68e3      	ldr	r3, [r4, #12]
 80026b8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80026ba:	7e23      	ldrb	r3, [r4, #24]
 80026bc:	039b      	lsls	r3, r3, #14
 80026be:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80026c0:	7e63      	ldrb	r3, [r4, #25]
 80026c2:	03db      	lsls	r3, r3, #15
 80026c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80026c6:	036b      	lsls	r3, r5, #13
 80026c8:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026ca:	6923      	ldr	r3, [r4, #16]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db6d      	blt.n	80027ac <HAL_ADC_Init+0x194>
 80026d0:	2780      	movs	r7, #128	@ 0x80
 80026d2:	03bf      	lsls	r7, r7, #14
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026d4:	232c      	movs	r3, #44	@ 0x2c
 80026d6:	5ce3      	ldrb	r3, [r4, r3]
 80026d8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026da:	4313      	orrs	r3, r2
 80026dc:	4333      	orrs	r3, r6
 80026de:	433b      	orrs	r3, r7

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e0:	2220      	movs	r2, #32
 80026e2:	5ca2      	ldrb	r2, [r4, r2]
 80026e4:	2a01      	cmp	r2, #1
 80026e6:	d064      	beq.n	80027b2 <HAL_ADC_Init+0x19a>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026e8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80026ea:	2a00      	cmp	r2, #0
 80026ec:	d005      	beq.n	80026fa <HAL_ADC_Init+0xe2>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80026ee:	25e0      	movs	r5, #224	@ 0xe0
 80026f0:	006d      	lsls	r5, r5, #1
 80026f2:	402a      	ands	r2, r5
 80026f4:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80026f6:	432a      	orrs	r2, r5
 80026f8:	4313      	orrs	r3, r2
                      hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80026fa:	68ca      	ldr	r2, [r1, #12]
 80026fc:	4d4f      	ldr	r5, [pc, #316]	@ (800283c <HAL_ADC_Init+0x224>)
 80026fe:	402a      	ands	r2, r5
 8002700:	4313      	orrs	r3, r2
 8002702:	60cb      	str	r3, [r1, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002704:	6863      	ldr	r3, [r4, #4]
 8002706:	0f9b      	lsrs	r3, r3, #30
 8002708:	079b      	lsls	r3, r3, #30
 800270a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 800270c:	431a      	orrs	r2, r3
                    hadc->Init.TriggerFrequencyMode
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800270e:	213c      	movs	r1, #60	@ 0x3c
 8002710:	5c61      	ldrb	r1, [r4, r1]
 8002712:	2901      	cmp	r1, #1
 8002714:	d05c      	beq.n	80027d0 <HAL_ADC_Init+0x1b8>
                      hadc->Init.Oversampling.RightBitShift |
                      hadc->Init.Oversampling.TriggeredMode
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002716:	6821      	ldr	r1, [r4, #0]
 8002718:	690b      	ldr	r3, [r1, #16]
 800271a:	4d49      	ldr	r5, [pc, #292]	@ (8002840 <HAL_ADC_Init+0x228>)
 800271c:	402b      	ands	r3, r5
 800271e:	4313      	orrs	r3, r2
 8002720:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002722:	6862      	ldr	r2, [r4, #4]
 8002724:	0053      	lsls	r3, r2, #1
 8002726:	085b      	lsrs	r3, r3, #1
 8002728:	2180      	movs	r1, #128	@ 0x80
 800272a:	05c9      	lsls	r1, r1, #23
 800272c:	428b      	cmp	r3, r1
 800272e:	d00c      	beq.n	800274a <HAL_ADC_Init+0x132>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	061b      	lsls	r3, r3, #24
 8002734:	429a      	cmp	r2, r3
 8002736:	d008      	beq.n	800274a <HAL_ADC_Init+0x132>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002738:	4942      	ldr	r1, [pc, #264]	@ (8002844 <HAL_ADC_Init+0x22c>)
 800273a:	680b      	ldr	r3, [r1, #0]
 800273c:	4d42      	ldr	r5, [pc, #264]	@ (8002848 <HAL_ADC_Init+0x230>)
 800273e:	402b      	ands	r3, r5
 8002740:	25f0      	movs	r5, #240	@ 0xf0
 8002742:	03ad      	lsls	r5, r5, #14
 8002744:	402a      	ands	r2, r5
 8002746:	4313      	orrs	r3, r2
 8002748:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800274a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR,
 800274c:	6953      	ldr	r3, [r2, #20]
 800274e:	2107      	movs	r1, #7
 8002750:	438b      	bics	r3, r1
 8002752:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002754:	430b      	orrs	r3, r1
 8002756:	6153      	str	r3, [r2, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002758:	6821      	ldr	r1, [r4, #0]
 800275a:	694a      	ldr	r2, [r1, #20]
 800275c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	2570      	movs	r5, #112	@ 0x70
 8002762:	43aa      	bics	r2, r5
 8002764:	4313      	orrs	r3, r2
 8002766:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002768:	6923      	ldr	r3, [r4, #16]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d13a      	bne.n	80027e4 <HAL_ADC_Init+0x1cc>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800276e:	6822      	ldr	r2, [r4, #0]
 8002770:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002772:	3b10      	subs	r3, #16
 8002774:	430b      	orrs	r3, r1
 8002776:	6293      	str	r3, [r2, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002778:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800277a:	695a      	ldr	r2, [r3, #20]
 800277c:	2307      	movs	r3, #7
 800277e:	4013      	ands	r3, r2
 8002780:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002782:	429a      	cmp	r2, r3
 8002784:	d040      	beq.n	8002808 <HAL_ADC_Init+0x1f0>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002786:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002788:	2212      	movs	r2, #18
 800278a:	4393      	bics	r3, r2
 800278c:	3a02      	subs	r2, #2
 800278e:	4313      	orrs	r3, r2
 8002790:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002792:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002794:	3a0f      	subs	r2, #15
 8002796:	4313      	orrs	r3, r2
 8002798:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800279a:	2001      	movs	r0, #1
 800279c:	e042      	b.n	8002824 <HAL_ADC_Init+0x20c>
    HAL_ADC_MspInit(hadc);
 800279e:	f7ff fd43 	bl	8002228 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80027a2:	2300      	movs	r3, #0
 80027a4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80027a6:	2254      	movs	r2, #84	@ 0x54
 80027a8:	54a3      	strb	r3, [r4, r2]
 80027aa:	e741      	b.n	8002630 <HAL_ADC_Init+0x18>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	085f      	lsrs	r7, r3, #1
 80027b0:	e790      	b.n	80026d4 <HAL_ADC_Init+0xbc>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80027b2:	2d00      	cmp	r5, #0
 80027b4:	d103      	bne.n	80027be <HAL_ADC_Init+0x1a6>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	0252      	lsls	r2, r2, #9
 80027ba:	4313      	orrs	r3, r2
 80027bc:	e794      	b.n	80026e8 <HAL_ADC_Init+0xd0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027be:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80027c0:	2520      	movs	r5, #32
 80027c2:	432a      	orrs	r2, r5
 80027c4:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80027c8:	3d1f      	subs	r5, #31
 80027ca:	432a      	orrs	r2, r5
 80027cc:	65e2      	str	r2, [r4, #92]	@ 0x5c
 80027ce:	e78b      	b.n	80026e8 <HAL_ADC_Init+0xd0>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80027d0:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80027d2:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80027d4:	4329      	orrs	r1, r5
 80027d6:	430a      	orrs	r2, r1
 80027d8:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80027da:	430a      	orrs	r2, r1
 80027dc:	4313      	orrs	r3, r2
 80027de:	2201      	movs	r2, #1
 80027e0:	431a      	orrs	r2, r3
 80027e2:	e798      	b.n	8002716 <HAL_ADC_Init+0xfe>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	0392      	lsls	r2, r2, #14
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d1c5      	bne.n	8002778 <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 80027ec:	6821      	ldr	r1, [r4, #0]
 80027ee:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80027f0:	69e3      	ldr	r3, [r4, #28]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	221c      	movs	r2, #28
 80027f8:	401a      	ands	r2, r3
 80027fa:	2310      	movs	r3, #16
 80027fc:	425b      	negs	r3, r3
 80027fe:	4093      	lsls	r3, r2
 8002800:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002802:	4313      	orrs	r3, r2
 8002804:	628b      	str	r3, [r1, #40]	@ 0x28
 8002806:	e7b7      	b.n	8002778 <HAL_ADC_Init+0x160>
      ADC_CLEAR_ERRORCODE(hadc);
 8002808:	2300      	movs	r3, #0
 800280a:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 800280c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800280e:	2203      	movs	r2, #3
 8002810:	4393      	bics	r3, r2
 8002812:	3a02      	subs	r2, #2
 8002814:	4313      	orrs	r3, r2
 8002816:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002818:	e004      	b.n	8002824 <HAL_ADC_Init+0x20c>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800281c:	2210      	movs	r2, #16
 800281e:	4313      	orrs	r3, r2
 8002820:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002822:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 8002824:	b003      	add	sp, #12
 8002826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002828:	2001      	movs	r0, #1
 800282a:	e7fb      	b.n	8002824 <HAL_ADC_Init+0x20c>
 800282c:	6fffffe8 	.word	0x6fffffe8
 8002830:	20000018 	.word	0x20000018
 8002834:	00030d40 	.word	0x00030d40
 8002838:	fffffefd 	.word	0xfffffefd
 800283c:	ffde0201 	.word	0xffde0201
 8002840:	1ffffc02 	.word	0x1ffffc02
 8002844:	40012708 	.word	0x40012708
 8002848:	ffc3ffff 	.word	0xffc3ffff

0800284c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800284c:	4770      	bx	lr

0800284e <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800284e:	4770      	bx	lr

08002850 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002850:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002852:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002854:	f7ff fffb 	bl	800284e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002858:	bd10      	pop	{r4, pc}

0800285a <HAL_ADC_ErrorCallback>:
}
 800285a:	4770      	bx	lr

0800285c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800285c:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800285e:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002860:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002862:	2240      	movs	r2, #64	@ 0x40
 8002864:	4313      	orrs	r3, r2
 8002866:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002868:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800286a:	3a3c      	subs	r2, #60	@ 0x3c
 800286c:	4313      	orrs	r3, r2
 800286e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002870:	f7ff fff3 	bl	800285a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002874:	bd10      	pop	{r4, pc}
	...

08002878 <ADC_DMAConvCplt>:
{
 8002878:	b510      	push	{r4, lr}
 800287a:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800287c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800287e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002880:	2150      	movs	r1, #80	@ 0x50
 8002882:	4211      	tst	r1, r2
 8002884:	d12a      	bne.n	80028dc <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002886:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002888:	2380      	movs	r3, #128	@ 0x80
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4313      	orrs	r3, r2
 800288e:	6583      	str	r3, [r0, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002890:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002892:	68d9      	ldr	r1, [r3, #12]
 8002894:	22c0      	movs	r2, #192	@ 0xc0
 8002896:	0112      	lsls	r2, r2, #4
 8002898:	4211      	tst	r1, r2
 800289a:	d113      	bne.n	80028c4 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800289c:	7e82      	ldrb	r2, [r0, #26]
 800289e:	2a00      	cmp	r2, #0
 80028a0:	d110      	bne.n	80028c4 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	0712      	lsls	r2, r2, #28
 80028a6:	d50d      	bpl.n	80028c4 <ADC_DMAConvCplt+0x4c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	0752      	lsls	r2, r2, #29
 80028ac:	d40d      	bmi.n	80028ca <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	210c      	movs	r1, #12
 80028b2:	438a      	bics	r2, r1
 80028b4:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80028b6:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80028b8:	4a0e      	ldr	r2, [pc, #56]	@ (80028f4 <ADC_DMAConvCplt+0x7c>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	3204      	adds	r2, #4
 80028be:	32ff      	adds	r2, #255	@ 0xff
 80028c0:	4313      	orrs	r3, r2
 80028c2:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 80028c4:	f7ff ffc2 	bl	800284c <HAL_ADC_ConvCpltCallback>
}
 80028c8:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ca:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80028cc:	2220      	movs	r2, #32
 80028ce:	4313      	orrs	r3, r2
 80028d0:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d2:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80028d4:	3a1f      	subs	r2, #31
 80028d6:	4313      	orrs	r3, r2
 80028d8:	65c3      	str	r3, [r0, #92]	@ 0x5c
 80028da:	e7f3      	b.n	80028c4 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028dc:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80028de:	06d2      	lsls	r2, r2, #27
 80028e0:	d404      	bmi.n	80028ec <ADC_DMAConvCplt+0x74>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028e2:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80028e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028e6:	0018      	movs	r0, r3
 80028e8:	4790      	blx	r2
}
 80028ea:	e7ed      	b.n	80028c8 <ADC_DMAConvCplt+0x50>
      HAL_ADC_ErrorCallback(hadc);
 80028ec:	f7ff ffb5 	bl	800285a <HAL_ADC_ErrorCallback>
 80028f0:	e7ea      	b.n	80028c8 <ADC_DMAConvCplt+0x50>
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	fffffefe 	.word	0xfffffefe

080028f8 <HAL_ADC_IRQHandler>:
{
 80028f8:	b570      	push	{r4, r5, r6, lr}
 80028fa:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80028fc:	6803      	ldr	r3, [r0, #0]
 80028fe:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002900:	685e      	ldr	r6, [r3, #4]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002902:	07ab      	lsls	r3, r5, #30
 8002904:	d50f      	bpl.n	8002926 <HAL_ADC_IRQHandler+0x2e>
 8002906:	07b3      	lsls	r3, r6, #30
 8002908:	d50d      	bpl.n	8002926 <HAL_ADC_IRQHandler+0x2e>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800290a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800290c:	06db      	lsls	r3, r3, #27
 800290e:	d404      	bmi.n	800291a <HAL_ADC_IRQHandler+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002910:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002912:	2380      	movs	r3, #128	@ 0x80
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	4313      	orrs	r3, r2
 8002918:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800291a:	0020      	movs	r0, r4
 800291c:	f000 fcc4 	bl	80032a8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	2202      	movs	r2, #2
 8002924:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002926:	076b      	lsls	r3, r5, #29
 8002928:	d501      	bpl.n	800292e <HAL_ADC_IRQHandler+0x36>
 800292a:	0773      	lsls	r3, r6, #29
 800292c:	d403      	bmi.n	8002936 <HAL_ADC_IRQHandler+0x3e>
 800292e:	072b      	lsls	r3, r5, #28
 8002930:	d529      	bpl.n	8002986 <HAL_ADC_IRQHandler+0x8e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002932:	0733      	lsls	r3, r6, #28
 8002934:	d527      	bpl.n	8002986 <HAL_ADC_IRQHandler+0x8e>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002936:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002938:	06db      	lsls	r3, r3, #27
 800293a:	d404      	bmi.n	8002946 <HAL_ADC_IRQHandler+0x4e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800293c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800293e:	2380      	movs	r3, #128	@ 0x80
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4313      	orrs	r3, r2
 8002944:	65a3      	str	r3, [r4, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002946:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002948:	68d9      	ldr	r1, [r3, #12]
 800294a:	22c0      	movs	r2, #192	@ 0xc0
 800294c:	0112      	lsls	r2, r2, #4
 800294e:	4211      	tst	r1, r2
 8002950:	d113      	bne.n	800297a <HAL_ADC_IRQHandler+0x82>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002952:	7ea2      	ldrb	r2, [r4, #26]
 8002954:	2a00      	cmp	r2, #0
 8002956:	d110      	bne.n	800297a <HAL_ADC_IRQHandler+0x82>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	0712      	lsls	r2, r2, #28
 800295c:	d50d      	bpl.n	800297a <HAL_ADC_IRQHandler+0x82>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	0752      	lsls	r2, r2, #29
 8002962:	d43b      	bmi.n	80029dc <HAL_ADC_IRQHandler+0xe4>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	210c      	movs	r1, #12
 8002968:	438a      	bics	r2, r1
 800296a:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 800296c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800296e:	4a37      	ldr	r2, [pc, #220]	@ (8002a4c <HAL_ADC_IRQHandler+0x154>)
 8002970:	4013      	ands	r3, r2
 8002972:	3204      	adds	r2, #4
 8002974:	32ff      	adds	r2, #255	@ 0xff
 8002976:	4313      	orrs	r3, r2
 8002978:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 800297a:	0020      	movs	r0, r4
 800297c:	f7ff ff66 	bl	800284c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002980:	6823      	ldr	r3, [r4, #0]
 8002982:	220c      	movs	r2, #12
 8002984:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002986:	062b      	lsls	r3, r5, #24
 8002988:	d501      	bpl.n	800298e <HAL_ADC_IRQHandler+0x96>
 800298a:	0633      	lsls	r3, r6, #24
 800298c:	d42f      	bmi.n	80029ee <HAL_ADC_IRQHandler+0xf6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800298e:	05eb      	lsls	r3, r5, #23
 8002990:	d501      	bpl.n	8002996 <HAL_ADC_IRQHandler+0x9e>
 8002992:	05f3      	lsls	r3, r6, #23
 8002994:	d437      	bmi.n	8002a06 <HAL_ADC_IRQHandler+0x10e>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002996:	05ab      	lsls	r3, r5, #22
 8002998:	d501      	bpl.n	800299e <HAL_ADC_IRQHandler+0xa6>
 800299a:	05b3      	lsls	r3, r6, #22
 800299c:	d440      	bmi.n	8002a20 <HAL_ADC_IRQHandler+0x128>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800299e:	06eb      	lsls	r3, r5, #27
 80029a0:	d517      	bpl.n	80029d2 <HAL_ADC_IRQHandler+0xda>
 80029a2:	06f3      	lsls	r3, r6, #27
 80029a4:	d515      	bpl.n	80029d2 <HAL_ADC_IRQHandler+0xda>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80029a6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_ADC_IRQHandler+0xbc>
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80029ac:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	079b      	lsls	r3, r3, #30
 80029b2:	d00b      	beq.n	80029cc <HAL_ADC_IRQHandler+0xd4>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80029b4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80029b6:	2380      	movs	r3, #128	@ 0x80
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	4313      	orrs	r3, r2
 80029bc:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029be:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80029c0:	2202      	movs	r2, #2
 80029c2:	4313      	orrs	r3, r2
 80029c4:	65e3      	str	r3, [r4, #92]	@ 0x5c
      HAL_ADC_ErrorCallback(hadc);
 80029c6:	0020      	movs	r0, r4
 80029c8:	f7ff ff47 	bl	800285a <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	2210      	movs	r2, #16
 80029d0:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80029d2:	04ad      	lsls	r5, r5, #18
 80029d4:	d501      	bpl.n	80029da <HAL_ADC_IRQHandler+0xe2>
 80029d6:	04b6      	lsls	r6, r6, #18
 80029d8:	d42f      	bmi.n	8002a3a <HAL_ADC_IRQHandler+0x142>
}
 80029da:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80029de:	2220      	movs	r2, #32
 80029e0:	4313      	orrs	r3, r2
 80029e2:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80029e6:	3a1f      	subs	r2, #31
 80029e8:	4313      	orrs	r3, r2
 80029ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80029ec:	e7c5      	b.n	800297a <HAL_ADC_IRQHandler+0x82>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029ee:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	025b      	lsls	r3, r3, #9
 80029f4:	4313      	orrs	r3, r2
 80029f6:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029f8:	0020      	movs	r0, r4
 80029fa:	f7fe fa87 	bl	8000f0c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	2280      	movs	r2, #128	@ 0x80
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	e7c3      	b.n	800298e <HAL_ADC_IRQHandler+0x96>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002a06:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002a08:	2380      	movs	r3, #128	@ 0x80
 8002a0a:	029b      	lsls	r3, r3, #10
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002a10:	0020      	movs	r0, r4
 8002a12:	f000 fc47 	bl	80032a4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	2280      	movs	r2, #128	@ 0x80
 8002a1a:	0052      	lsls	r2, r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e7ba      	b.n	8002996 <HAL_ADC_IRQHandler+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002a20:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002a22:	2380      	movs	r3, #128	@ 0x80
 8002a24:	02db      	lsls	r3, r3, #11
 8002a26:	4313      	orrs	r3, r2
 8002a28:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002a2a:	0020      	movs	r0, r4
 8002a2c:	f000 fc3b 	bl	80032a6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002a30:	6823      	ldr	r3, [r4, #0]
 8002a32:	2280      	movs	r2, #128	@ 0x80
 8002a34:	0092      	lsls	r2, r2, #2
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	e7b1      	b.n	800299e <HAL_ADC_IRQHandler+0xa6>
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8002a3a:	0020      	movs	r0, r4
 8002a3c:	f000 fc35 	bl	80032aa <HAL_ADCEx_ChannelConfigReadyCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	2280      	movs	r2, #128	@ 0x80
 8002a44:	0192      	lsls	r2, r2, #6
 8002a46:	601a      	str	r2, [r3, #0]
}
 8002a48:	e7c7      	b.n	80029da <HAL_ADC_IRQHandler+0xe2>
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	fffffefe 	.word	0xfffffefe

08002a50 <HAL_ADC_ConfigChannel>:
{
 8002a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a52:	b083      	sub	sp, #12
 8002a54:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	9301      	str	r3, [sp, #4]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a5a:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 8002a5c:	3354      	adds	r3, #84	@ 0x54
 8002a5e:	5cc3      	ldrb	r3, [r0, r3]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d100      	bne.n	8002a66 <HAL_ADC_ConfigChannel+0x16>
 8002a64:	e11e      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x254>
 8002a66:	2354      	movs	r3, #84	@ 0x54
 8002a68:	2201      	movs	r2, #1
 8002a6a:	54c2      	strb	r2, [r0, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a6c:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a6e:	6883      	ldr	r3, [r0, #8]
 8002a70:	3203      	adds	r2, #3
 8002a72:	0017      	movs	r7, r2
 8002a74:	401f      	ands	r7, r3
 8002a76:	421a      	tst	r2, r3
 8002a78:	d009      	beq.n	8002a8e <HAL_ADC_ConfigChannel+0x3e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a7c:	321c      	adds	r2, #28
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8002a82:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8002a84:	2354      	movs	r3, #84	@ 0x54
 8002a86:	2200      	movs	r2, #0
 8002a88:	54e2      	strb	r2, [r4, r3]
}
 8002a8a:	b003      	add	sp, #12
 8002a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8002a8e:	684a      	ldr	r2, [r1, #4]
 8002a90:	2a02      	cmp	r2, #2
 8002a92:	d100      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x46>
 8002a94:	e0c4      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x1d0>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a96:	2304      	movs	r3, #4
 8002a98:	439d      	bics	r5, r3
 8002a9a:	2680      	movs	r6, #128	@ 0x80
 8002a9c:	0636      	lsls	r6, r6, #24
 8002a9e:	42b5      	cmp	r5, r6
 8002aa0:	d021      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x96>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002aa2:	231f      	movs	r3, #31
 8002aa4:	401a      	ands	r2, r3
 8002aa6:	3b10      	subs	r3, #16
 8002aa8:	4093      	lsls	r3, r2
 8002aaa:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8002aac:	439e      	bics	r6, r3
 8002aae:	680b      	ldr	r3, [r1, #0]
 8002ab0:	035d      	lsls	r5, r3, #13
 8002ab2:	d148      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0xf6>
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	0edf      	lsrs	r7, r3, #27
 8002ab8:	003b      	movs	r3, r7
 8002aba:	4093      	lsls	r3, r2
 8002abc:	4333      	orrs	r3, r6
 8002abe:	6623      	str	r3, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002ac0:	684a      	ldr	r2, [r1, #4]
 8002ac2:	0893      	lsrs	r3, r2, #2
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	69e5      	ldr	r5, [r4, #28]
 8002ac8:	42ab      	cmp	r3, r5
 8002aca:	d812      	bhi.n	8002af2 <HAL_ADC_ConfigChannel+0xa2>
  MODIFY_REG(ADCx->CHSELR,
 8002acc:	6a86      	ldr	r6, [r0, #40]	@ 0x28
 8002ace:	251f      	movs	r5, #31
 8002ad0:	4015      	ands	r5, r2
 8002ad2:	680b      	ldr	r3, [r1, #0]
 8002ad4:	0e9b      	lsrs	r3, r3, #26
 8002ad6:	220f      	movs	r2, #15
 8002ad8:	4013      	ands	r3, r2
 8002ada:	40ab      	lsls	r3, r5
 8002adc:	40aa      	lsls	r2, r5
 8002ade:	4396      	bics	r6, r2
 8002ae0:	4333      	orrs	r3, r6
 8002ae2:	6283      	str	r3, [r0, #40]	@ 0x28
}
 8002ae4:	e005      	b.n	8002af2 <HAL_ADC_ConfigChannel+0xa2>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002ae6:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8002ae8:	680b      	ldr	r3, [r1, #0]
 8002aea:	035b      	lsls	r3, r3, #13
 8002aec:	0b5b      	lsrs	r3, r3, #13
 8002aee:	4313      	orrs	r3, r2
 8002af0:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002af2:	6825      	ldr	r5, [r4, #0]
  MODIFY_REG(ADCx->SMPR,
 8002af4:	6968      	ldr	r0, [r5, #20]
 8002af6:	680a      	ldr	r2, [r1, #0]
 8002af8:	0212      	lsls	r2, r2, #8
 8002afa:	688b      	ldr	r3, [r1, #8]
 8002afc:	4013      	ands	r3, r2
 8002afe:	4e6a      	ldr	r6, [pc, #424]	@ (8002ca8 <HAL_ADC_ConfigChannel+0x258>)
 8002b00:	4033      	ands	r3, r6
 8002b02:	4390      	bics	r0, r2
 8002b04:	4303      	orrs	r3, r0
 8002b06:	616b      	str	r3, [r5, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b08:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b0a:	2000      	movs	r0, #0
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	dab9      	bge.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b10:	4a66      	ldr	r2, [pc, #408]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	25e0      	movs	r5, #224	@ 0xe0
 8002b16:	046d      	lsls	r5, r5, #17
 8002b18:	4015      	ands	r5, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002b1a:	4965      	ldr	r1, [pc, #404]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x260>)
 8002b1c:	428b      	cmp	r3, r1
 8002b1e:	d050      	beq.n	8002bc2 <HAL_ADC_ConfigChannel+0x172>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b20:	4864      	ldr	r0, [pc, #400]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x264>)
 8002b22:	4283      	cmp	r3, r0
 8002b24:	d06e      	beq.n	8002c04 <HAL_ADC_ConfigChannel+0x1b4>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002b26:	4964      	ldr	r1, [pc, #400]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x268>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b28:	2000      	movs	r0, #0
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002b2a:	428b      	cmp	r3, r1
 8002b2c:	d1aa      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
 8002b2e:	0252      	lsls	r2, r2, #9
 8002b30:	d4a8      	bmi.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b32:	495e      	ldr	r1, [pc, #376]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002b34:	680b      	ldr	r3, [r1, #0]
 8002b36:	4a61      	ldr	r2, [pc, #388]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	432b      	orrs	r3, r5
 8002b3c:	2280      	movs	r2, #128	@ 0x80
 8002b3e:	03d2      	lsls	r2, r2, #15
 8002b40:	4313      	orrs	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
}
 8002b44:	e79e      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002b46:	07dd      	lsls	r5, r3, #31
 8002b48:	d4b6      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b4a:	2701      	movs	r7, #1
 8002b4c:	079d      	lsls	r5, r3, #30
 8002b4e:	d4b3      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b50:	3701      	adds	r7, #1
 8002b52:	075d      	lsls	r5, r3, #29
 8002b54:	d4b0      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b56:	3701      	adds	r7, #1
 8002b58:	071d      	lsls	r5, r3, #28
 8002b5a:	d4ad      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b5c:	3701      	adds	r7, #1
 8002b5e:	06dd      	lsls	r5, r3, #27
 8002b60:	d4aa      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b62:	3701      	adds	r7, #1
 8002b64:	069d      	lsls	r5, r3, #26
 8002b66:	d4a7      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b68:	3701      	adds	r7, #1
 8002b6a:	065d      	lsls	r5, r3, #25
 8002b6c:	d4a4      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b6e:	3701      	adds	r7, #1
 8002b70:	061d      	lsls	r5, r3, #24
 8002b72:	d4a1      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b74:	3701      	adds	r7, #1
 8002b76:	05dd      	lsls	r5, r3, #23
 8002b78:	d49e      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b7a:	3701      	adds	r7, #1
 8002b7c:	059d      	lsls	r5, r3, #22
 8002b7e:	d49b      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b80:	3701      	adds	r7, #1
 8002b82:	055d      	lsls	r5, r3, #21
 8002b84:	d498      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b86:	3701      	adds	r7, #1
 8002b88:	051d      	lsls	r5, r3, #20
 8002b8a:	d495      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b8c:	3701      	adds	r7, #1
 8002b8e:	04dd      	lsls	r5, r3, #19
 8002b90:	d492      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b92:	3701      	adds	r7, #1
 8002b94:	049d      	lsls	r5, r3, #18
 8002b96:	d48f      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b98:	3701      	adds	r7, #1
 8002b9a:	045d      	lsls	r5, r3, #17
 8002b9c:	d48c      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002b9e:	3701      	adds	r7, #1
 8002ba0:	041d      	lsls	r5, r3, #16
 8002ba2:	d489      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002ba4:	3701      	adds	r7, #1
 8002ba6:	03dd      	lsls	r5, r3, #15
 8002ba8:	d486      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002baa:	3701      	adds	r7, #1
 8002bac:	039d      	lsls	r5, r3, #14
 8002bae:	d483      	bmi.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002bb0:	2580      	movs	r5, #128	@ 0x80
 8002bb2:	02ed      	lsls	r5, r5, #11
 8002bb4:	001f      	movs	r7, r3
 8002bb6:	402f      	ands	r7, r5
 8002bb8:	422b      	tst	r3, r5
 8002bba:	d100      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x16e>
 8002bbc:	e77c      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
 8002bbe:	2712      	movs	r7, #18
 8002bc0:	e77a      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x68>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bc2:	0212      	lsls	r2, r2, #8
 8002bc4:	d500      	bpl.n	8002bc8 <HAL_ADC_ConfigChannel+0x178>
 8002bc6:	e75d      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bc8:	4938      	ldr	r1, [pc, #224]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002bca:	680b      	ldr	r3, [r1, #0]
 8002bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	432b      	orrs	r3, r5
 8002bd2:	2280      	movs	r2, #128	@ 0x80
 8002bd4:	0412      	lsls	r2, r2, #16
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bda:	4b39      	ldr	r3, [pc, #228]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x270>)
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	4939      	ldr	r1, [pc, #228]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x274>)
 8002be0:	f7fd fa98 	bl	8000114 <__udivsi3>
 8002be4:	3001      	adds	r0, #1
 8002be6:	0043      	lsls	r3, r0, #1
 8002be8:	181b      	adds	r3, r3, r0
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002bee:	9b01      	ldr	r3, [sp, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d055      	beq.n	8002ca0 <HAL_ADC_ConfigChannel+0x250>
            wait_loop_index--;
 8002bf4:	9b01      	ldr	r3, [sp, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002bfa:	9b01      	ldr	r3, [sp, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f9      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2000      	movs	r0, #0
 8002c02:	e73f      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
 8002c04:	2000      	movs	r0, #0
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c06:	01d2      	lsls	r2, r2, #7
 8002c08:	d500      	bpl.n	8002c0c <HAL_ADC_ConfigChannel+0x1bc>
 8002c0a:	e73b      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
 8002c0c:	4927      	ldr	r1, [pc, #156]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002c0e:	680b      	ldr	r3, [r1, #0]
 8002c10:	4a2a      	ldr	r2, [pc, #168]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	432b      	orrs	r3, r5
 8002c16:	2280      	movs	r2, #128	@ 0x80
 8002c18:	0452      	lsls	r2, r2, #17
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	600b      	str	r3, [r1, #0]
}
 8002c1e:	e731      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002c20:	2304      	movs	r3, #4
 8002c22:	439d      	bics	r5, r3
 8002c24:	2380      	movs	r3, #128	@ 0x80
 8002c26:	061b      	lsls	r3, r3, #24
 8002c28:	429d      	cmp	r5, r3
 8002c2a:	d01c      	beq.n	8002c66 <HAL_ADC_ConfigChannel+0x216>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c2c:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c2e:	2000      	movs	r0, #0
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	db00      	blt.n	8002c36 <HAL_ADC_ConfigChannel+0x1e6>
 8002c34:	e726      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c36:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002c38:	6812      	ldr	r2, [r2, #0]
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c3a:	491d      	ldr	r1, [pc, #116]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x260>)
 8002c3c:	428b      	cmp	r3, r1
 8002c3e:	d019      	beq.n	8002c74 <HAL_ADC_ConfigChannel+0x224>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c40:	491c      	ldr	r1, [pc, #112]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x264>)
 8002c42:	428b      	cmp	r3, r1
 8002c44:	d021      	beq.n	8002c8a <HAL_ADC_ConfigChannel+0x23a>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c46:	491c      	ldr	r1, [pc, #112]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x268>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c48:	2000      	movs	r0, #0
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c4a:	428b      	cmp	r3, r1
 8002c4c:	d000      	beq.n	8002c50 <HAL_ADC_ConfigChannel+0x200>
 8002c4e:	e719      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c50:	4816      	ldr	r0, [pc, #88]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002c52:	6801      	ldr	r1, [r0, #0]
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c54:	23c0      	movs	r3, #192	@ 0xc0
 8002c56:	045b      	lsls	r3, r3, #17
 8002c58:	4013      	ands	r3, r2
 8002c5a:	4a18      	ldr	r2, [pc, #96]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002c5c:	400a      	ands	r2, r1
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c62:	2000      	movs	r0, #0
}
 8002c64:	e70e      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002c66:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8002c68:	680b      	ldr	r3, [r1, #0]
 8002c6a:	035b      	lsls	r3, r3, #13
 8002c6c:	0b5b      	lsrs	r3, r3, #13
 8002c6e:	439a      	bics	r2, r3
 8002c70:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8002c72:	e7db      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c74:	480d      	ldr	r0, [pc, #52]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002c76:	6801      	ldr	r1, [r0, #0]
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c78:	23a0      	movs	r3, #160	@ 0xa0
 8002c7a:	045b      	lsls	r3, r3, #17
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	4a0f      	ldr	r2, [pc, #60]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002c80:	400a      	ands	r2, r1
 8002c82:	4313      	orrs	r3, r2
 8002c84:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c86:	2000      	movs	r0, #0
}
 8002c88:	e6fc      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c8a:	4808      	ldr	r0, [pc, #32]	@ (8002cac <HAL_ADC_ConfigChannel+0x25c>)
 8002c8c:	6801      	ldr	r1, [r0, #0]
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c8e:	23c0      	movs	r3, #192	@ 0xc0
 8002c90:	041b      	lsls	r3, r3, #16
 8002c92:	4013      	ands	r3, r2
 8002c94:	4a09      	ldr	r2, [pc, #36]	@ (8002cbc <HAL_ADC_ConfigChannel+0x26c>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c9c:	2000      	movs	r0, #0
}
 8002c9e:	e6f1      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	e6ef      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 8002ca4:	2002      	movs	r0, #2
 8002ca6:	e6f0      	b.n	8002a8a <HAL_ADC_ConfigChannel+0x3a>
 8002ca8:	07ffff00 	.word	0x07ffff00
 8002cac:	40012708 	.word	0x40012708
 8002cb0:	b0001000 	.word	0xb0001000
 8002cb4:	b8004000 	.word	0xb8004000
 8002cb8:	b4002000 	.word	0xb4002000
 8002cbc:	fe3fffff 	.word	0xfe3fffff
 8002cc0:	20000018 	.word	0x20000018
 8002cc4:	00030d40 	.word	0x00030d40

08002cc8 <ADC_Enable>:
{
 8002cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cd2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cd4:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	07d2      	lsls	r2, r2, #31
 8002cda:	d434      	bmi.n	8002d46 <ADC_Enable+0x7e>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002cdc:	6899      	ldr	r1, [r3, #8]
 8002cde:	4a2c      	ldr	r2, [pc, #176]	@ (8002d90 <ADC_Enable+0xc8>)
 8002ce0:	4211      	tst	r1, r2
 8002ce2:	d127      	bne.n	8002d34 <ADC_Enable+0x6c>
  MODIFY_REG(ADCx->CR,
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	492b      	ldr	r1, [pc, #172]	@ (8002d94 <ADC_Enable+0xcc>)
 8002ce8:	400a      	ands	r2, r1
 8002cea:	2101      	movs	r1, #1
 8002cec:	430a      	orrs	r2, r1
 8002cee:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002cf0:	4b29      	ldr	r3, [pc, #164]	@ (8002d98 <ADC_Enable+0xd0>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	d50f      	bpl.n	8002d18 <ADC_Enable+0x50>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cf8:	4b28      	ldr	r3, [pc, #160]	@ (8002d9c <ADC_Enable+0xd4>)
 8002cfa:	6818      	ldr	r0, [r3, #0]
 8002cfc:	4928      	ldr	r1, [pc, #160]	@ (8002da0 <ADC_Enable+0xd8>)
 8002cfe:	f7fd fa09 	bl	8000114 <__udivsi3>
 8002d02:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002d04:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8002d06:	9b01      	ldr	r3, [sp, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d005      	beq.n	8002d18 <ADC_Enable+0x50>
        wait_loop_index--;
 8002d0c:	9b01      	ldr	r3, [sp, #4]
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002d12:	9b01      	ldr	r3, [sp, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1f9      	bne.n	8002d0c <ADC_Enable+0x44>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002d18:	7e63      	ldrb	r3, [r4, #25]
  return HAL_OK;
 8002d1a:	2000      	movs	r0, #0
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d012      	beq.n	8002d46 <ADC_Enable+0x7e>
      tickstart = HAL_GetTick();
 8002d20:	f7ff fc74 	bl	800260c <HAL_GetTick>
 8002d24:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	07d2      	lsls	r2, r2, #31
 8002d2c:	d42d      	bmi.n	8002d8a <ADC_Enable+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d2e:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 8002d30:	4f18      	ldr	r7, [pc, #96]	@ (8002d94 <ADC_Enable+0xcc>)
 8002d32:	e00e      	b.n	8002d52 <ADC_Enable+0x8a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002d36:	2210      	movs	r2, #16
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d3e:	3a0f      	subs	r2, #15
 8002d40:	4313      	orrs	r3, r2
 8002d42:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8002d44:	3001      	adds	r0, #1
}
 8002d46:	b003      	add	sp, #12
 8002d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4215      	tst	r5, r2
 8002d50:	d119      	bne.n	8002d86 <ADC_Enable+0xbe>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	4215      	tst	r5, r2
 8002d56:	d103      	bne.n	8002d60 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	403a      	ands	r2, r7
 8002d5c:	432a      	orrs	r2, r5
 8002d5e:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d60:	f7ff fc54 	bl	800260c <HAL_GetTick>
 8002d64:	1b80      	subs	r0, r0, r6
 8002d66:	2802      	cmp	r0, #2
 8002d68:	d9ef      	bls.n	8002d4a <ADC_Enable+0x82>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	421d      	tst	r5, r3
 8002d70:	d1eb      	bne.n	8002d4a <ADC_Enable+0x82>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002d74:	2210      	movs	r2, #16
 8002d76:	4313      	orrs	r3, r2
 8002d78:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d7a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d7c:	3a0f      	subs	r2, #15
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 8002d82:	2001      	movs	r0, #1
 8002d84:	e7df      	b.n	8002d46 <ADC_Enable+0x7e>
  return HAL_OK;
 8002d86:	2000      	movs	r0, #0
 8002d88:	e7dd      	b.n	8002d46 <ADC_Enable+0x7e>
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	e7db      	b.n	8002d46 <ADC_Enable+0x7e>
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	80000017 	.word	0x80000017
 8002d94:	7fffffe8 	.word	0x7fffffe8
 8002d98:	40012708 	.word	0x40012708
 8002d9c:	20000018 	.word	0x20000018
 8002da0:	00030d40 	.word	0x00030d40

08002da4 <HAL_ADC_Start_DMA>:
{
 8002da4:	b570      	push	{r4, r5, r6, lr}
 8002da6:	0004      	movs	r4, r0
 8002da8:	000d      	movs	r5, r1
 8002daa:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dac:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dae:	6893      	ldr	r3, [r2, #8]
    tmp_hal_status = HAL_BUSY;
 8002db0:	2002      	movs	r0, #2
 8002db2:	075b      	lsls	r3, r3, #29
 8002db4:	d41c      	bmi.n	8002df0 <HAL_ADC_Start_DMA+0x4c>
    __HAL_LOCK(hadc);
 8002db6:	2354      	movs	r3, #84	@ 0x54
 8002db8:	5ce3      	ldrb	r3, [r4, r3]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d044      	beq.n	8002e48 <HAL_ADC_Start_DMA+0xa4>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	2154      	movs	r1, #84	@ 0x54
 8002dc2:	5463      	strb	r3, [r4, r1]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002dc4:	68d1      	ldr	r1, [r2, #12]
 8002dc6:	420b      	tst	r3, r1
 8002dc8:	d10d      	bne.n	8002de6 <HAL_ADC_Start_DMA+0x42>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dca:	6893      	ldr	r3, [r2, #8]
 8002dcc:	07db      	lsls	r3, r3, #31
 8002dce:	d505      	bpl.n	8002ddc <HAL_ADC_Start_DMA+0x38>
  MODIFY_REG(ADCx->CR,
 8002dd0:	6893      	ldr	r3, [r2, #8]
 8002dd2:	491e      	ldr	r1, [pc, #120]	@ (8002e4c <HAL_ADC_Start_DMA+0xa8>)
 8002dd4:	400b      	ands	r3, r1
 8002dd6:	2102      	movs	r1, #2
 8002dd8:	430b      	orrs	r3, r1
 8002dda:	6093      	str	r3, [r2, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002ddc:	6822      	ldr	r2, [r4, #0]
 8002dde:	68d3      	ldr	r3, [r2, #12]
 8002de0:	2101      	movs	r1, #1
 8002de2:	430b      	orrs	r3, r1
 8002de4:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8002de6:	0020      	movs	r0, r4
 8002de8:	f7ff ff6e 	bl	8002cc8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002dec:	2800      	cmp	r0, #0
 8002dee:	d000      	beq.n	8002df2 <HAL_ADC_Start_DMA+0x4e>
}
 8002df0:	bd70      	pop	{r4, r5, r6, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8002df2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002df4:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <HAL_ADC_Start_DMA+0xac>)
 8002df6:	401a      	ands	r2, r3
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8002e00:	2300      	movs	r3, #0
 8002e02:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e04:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002e06:	4913      	ldr	r1, [pc, #76]	@ (8002e54 <HAL_ADC_Start_DMA+0xb0>)
 8002e08:	62d1      	str	r1, [r2, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e0a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002e0c:	4912      	ldr	r1, [pc, #72]	@ (8002e58 <HAL_ADC_Start_DMA+0xb4>)
 8002e0e:	6311      	str	r1, [r2, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e10:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002e12:	4912      	ldr	r1, [pc, #72]	@ (8002e5c <HAL_ADC_Start_DMA+0xb8>)
 8002e14:	6351      	str	r1, [r2, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e16:	6822      	ldr	r2, [r4, #0]
 8002e18:	211c      	movs	r1, #28
 8002e1a:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8002e1c:	2254      	movs	r2, #84	@ 0x54
 8002e1e:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e20:	6822      	ldr	r2, [r4, #0]
 8002e22:	6853      	ldr	r3, [r2, #4]
 8002e24:	390c      	subs	r1, #12
 8002e26:	430b      	orrs	r3, r1
 8002e28:	6053      	str	r3, [r2, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e2a:	6821      	ldr	r1, [r4, #0]
 8002e2c:	3140      	adds	r1, #64	@ 0x40
 8002e2e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002e30:	0033      	movs	r3, r6
 8002e32:	002a      	movs	r2, r5
 8002e34:	f000 fb36 	bl	80034a4 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002e38:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002e3a:	6893      	ldr	r3, [r2, #8]
 8002e3c:	4903      	ldr	r1, [pc, #12]	@ (8002e4c <HAL_ADC_Start_DMA+0xa8>)
 8002e3e:	400b      	ands	r3, r1
 8002e40:	2104      	movs	r1, #4
 8002e42:	430b      	orrs	r3, r1
 8002e44:	6093      	str	r3, [r2, #8]
}
 8002e46:	e7d3      	b.n	8002df0 <HAL_ADC_Start_DMA+0x4c>
    __HAL_LOCK(hadc);
 8002e48:	2002      	movs	r0, #2
 8002e4a:	e7d1      	b.n	8002df0 <HAL_ADC_Start_DMA+0x4c>
 8002e4c:	7fffffe8 	.word	0x7fffffe8
 8002e50:	fffff0fe 	.word	0xfffff0fe
 8002e54:	08002879 	.word	0x08002879
 8002e58:	08002851 	.word	0x08002851
 8002e5c:	0800285d 	.word	0x0800285d

08002e60 <ADC_Disable>:
{
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	0004      	movs	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e64:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e66:	6899      	ldr	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e68:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	07d2      	lsls	r2, r2, #31
 8002e6e:	d50f      	bpl.n	8002e90 <ADC_Disable+0x30>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e70:	0789      	lsls	r1, r1, #30
 8002e72:	d40d      	bmi.n	8002e90 <ADC_Disable+0x30>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e74:	6899      	ldr	r1, [r3, #8]
 8002e76:	2205      	movs	r2, #5
 8002e78:	400a      	ands	r2, r1
 8002e7a:	2a01      	cmp	r2, #1
 8002e7c:	d009      	beq.n	8002e92 <ADC_Disable+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e80:	2210      	movs	r2, #16
 8002e82:	4313      	orrs	r3, r2
 8002e84:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e86:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002e88:	3a0f      	subs	r2, #15
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8002e8e:	2001      	movs	r0, #1
}
 8002e90:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	4915      	ldr	r1, [pc, #84]	@ (8002eec <ADC_Disable+0x8c>)
 8002e96:	400a      	ands	r2, r1
 8002e98:	2102      	movs	r1, #2
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002ea4:	f7ff fbb2 	bl	800260c <HAL_GetTick>
 8002ea8:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eae:	2501      	movs	r5, #1
  return HAL_OK;
 8002eb0:	2000      	movs	r0, #0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eb2:	07db      	lsls	r3, r3, #31
 8002eb4:	d404      	bmi.n	8002ec0 <ADC_Disable+0x60>
 8002eb6:	e7eb      	b.n	8002e90 <ADC_Disable+0x30>
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	421d      	tst	r5, r3
 8002ebe:	d012      	beq.n	8002ee6 <ADC_Disable+0x86>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ec0:	f7ff fba4 	bl	800260c <HAL_GetTick>
 8002ec4:	1b80      	subs	r0, r0, r6
 8002ec6:	2802      	cmp	r0, #2
 8002ec8:	d9f6      	bls.n	8002eb8 <ADC_Disable+0x58>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	421d      	tst	r5, r3
 8002ed0:	d0f2      	beq.n	8002eb8 <ADC_Disable+0x58>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ed4:	2210      	movs	r2, #16
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eda:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002edc:	3a0f      	subs	r2, #15
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	e7d4      	b.n	8002e90 <ADC_Disable+0x30>
  return HAL_OK;
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	e7d2      	b.n	8002e90 <ADC_Disable+0x30>
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	7fffffe8 	.word	0x7fffffe8

08002ef0 <HAL_ADC_AnalogWDGConfig>:
{
 8002ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef2:	0004      	movs	r4, r0
 8002ef4:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 8002ef6:	2354      	movs	r3, #84	@ 0x54
 8002ef8:	5cc3      	ldrb	r3, [r0, r3]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d100      	bne.n	8002f00 <HAL_ADC_AnalogWDGConfig+0x10>
 8002efe:	e1bc      	b.n	800327a <HAL_ADC_AnalogWDGConfig+0x38a>
 8002f00:	2354      	movs	r3, #84	@ 0x54
 8002f02:	2201      	movs	r2, #1
 8002f04:	54c2      	strb	r2, [r0, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f06:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f08:	689a      	ldr	r2, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	0752      	lsls	r2, r2, #29
 8002f0e:	d500      	bpl.n	8002f12 <HAL_ADC_AnalogWDGConfig+0x22>
 8002f10:	e15e      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002f12:	680a      	ldr	r2, [r1, #0]
 8002f14:	4998      	ldr	r1, [pc, #608]	@ (8003178 <HAL_ADC_AnalogWDGConfig+0x288>)
 8002f16:	428a      	cmp	r2, r1
 8002f18:	d01b      	beq.n	8002f52 <HAL_ADC_AnalogWDGConfig+0x62>
      switch (pAnalogWDGConfig->WatchdogMode)
 8002f1a:	6869      	ldr	r1, [r5, #4]
 8002f1c:	2080      	movs	r0, #128	@ 0x80
 8002f1e:	0400      	lsls	r0, r0, #16
 8002f20:	4281      	cmp	r1, r0
 8002f22:	d100      	bne.n	8002f26 <HAL_ADC_AnalogWDGConfig+0x36>
 8002f24:	e132      	b.n	800318c <HAL_ADC_AnalogWDGConfig+0x29c>
 8002f26:	20c0      	movs	r0, #192	@ 0xc0
 8002f28:	0400      	lsls	r0, r0, #16
 8002f2a:	4281      	cmp	r1, r0
 8002f2c:	d000      	beq.n	8002f30 <HAL_ADC_AnalogWDGConfig+0x40>
 8002f2e:	e169      	b.n	8003204 <HAL_ADC_AnalogWDGConfig+0x314>
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002f30:	4992      	ldr	r1, [pc, #584]	@ (800317c <HAL_ADC_AnalogWDGConfig+0x28c>)
 8002f32:	428a      	cmp	r2, r1
 8002f34:	d059      	beq.n	8002fea <HAL_ADC_AnalogWDGConfig+0xfa>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8002f36:	22a4      	movs	r2, #164	@ 0xa4
 8002f38:	589e      	ldr	r6, [r3, r2]
 8002f3a:	68aa      	ldr	r2, [r5, #8]
 8002f3c:	0351      	lsls	r1, r2, #13
 8002f3e:	d000      	beq.n	8002f42 <HAL_ADC_AnalogWDGConfig+0x52>
 8002f40:	e0b9      	b.n	80030b6 <HAL_ADC_AnalogWDGConfig+0x1c6>
 8002f42:	0050      	lsls	r0, r2, #1
 8002f44:	0ec0      	lsrs	r0, r0, #27
 8002f46:	3101      	adds	r1, #1
 8002f48:	4081      	lsls	r1, r0
 8002f4a:	430e      	orrs	r6, r1
 8002f4c:	21a4      	movs	r1, #164	@ 0xa4
 8002f4e:	505e      	str	r6, [r3, r1]
 8002f50:	e129      	b.n	80031a6 <HAL_ADC_AnalogWDGConfig+0x2b6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	2201      	movs	r2, #1
 8002f56:	0016      	movs	r6, r2
 8002f58:	401e      	ands	r6, r3
 8002f5a:	421a      	tst	r2, r3
 8002f5c:	d002      	beq.n	8002f64 <HAL_ADC_AnalogWDGConfig+0x74>
        tmp_hal_status = ADC_Disable(hadc);
 8002f5e:	0020      	movs	r0, r4
 8002f60:	f7ff ff7e 	bl	8002e60 <ADC_Disable>
      switch (pAnalogWDGConfig->WatchdogMode)
 8002f64:	686b      	ldr	r3, [r5, #4]
 8002f66:	2280      	movs	r2, #128	@ 0x80
 8002f68:	0412      	lsls	r2, r2, #16
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d022      	beq.n	8002fb4 <HAL_ADC_AnalogWDGConfig+0xc4>
 8002f6e:	22c0      	movs	r2, #192	@ 0xc0
 8002f70:	0412      	lsls	r2, r2, #16
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d127      	bne.n	8002fc6 <HAL_ADC_AnalogWDGConfig+0xd6>
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8002f76:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(*preg,
 8002f78:	68ca      	ldr	r2, [r1, #12]
 8002f7a:	68ab      	ldr	r3, [r5, #8]
 8002f7c:	27f8      	movs	r7, #248	@ 0xf8
 8002f7e:	05ff      	lsls	r7, r7, #23
 8002f80:	403b      	ands	r3, r7
 8002f82:	4f7f      	ldr	r7, [pc, #508]	@ (8003180 <HAL_ADC_AnalogWDGConfig+0x290>)
 8002f84:	403a      	ands	r2, r7
 8002f86:	4313      	orrs	r3, r2
 8002f88:	22c0      	movs	r2, #192	@ 0xc0
 8002f8a:	0412      	lsls	r2, r2, #16
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60cb      	str	r3, [r1, #12]
      if (backup_setting_adc_enable_state == 1UL)
 8002f90:	2e01      	cmp	r6, #1
 8002f92:	d01e      	beq.n	8002fd2 <HAL_ADC_AnalogWDGConfig+0xe2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002f96:	4a7b      	ldr	r2, [pc, #492]	@ (8003184 <HAL_ADC_AnalogWDGConfig+0x294>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	65a3      	str	r3, [r4, #88]	@ 0x58
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002f9c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8002f9e:	2280      	movs	r2, #128	@ 0x80
 8002fa0:	601a      	str	r2, [r3, #0]
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8002fa2:	7b2b      	ldrb	r3, [r5, #12]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d01a      	beq.n	8002fde <HAL_ADC_AnalogWDGConfig+0xee>
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002fa8:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8002faa:	6853      	ldr	r3, [r2, #4]
 8002fac:	2180      	movs	r1, #128	@ 0x80
 8002fae:	438b      	bics	r3, r1
 8002fb0:	6053      	str	r3, [r2, #4]
}
 8002fb2:	e10d      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8002fb4:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(*preg,
 8002fb6:	68ca      	ldr	r2, [r1, #12]
 8002fb8:	4b71      	ldr	r3, [pc, #452]	@ (8003180 <HAL_ADC_AnalogWDGConfig+0x290>)
 8002fba:	401a      	ands	r2, r3
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	041b      	lsls	r3, r3, #16
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60cb      	str	r3, [r1, #12]
}
 8002fc4:	e7e4      	b.n	8002f90 <HAL_ADC_AnalogWDGConfig+0xa0>
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8002fc6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(*preg,
 8002fc8:	68d3      	ldr	r3, [r2, #12]
 8002fca:	496d      	ldr	r1, [pc, #436]	@ (8003180 <HAL_ADC_AnalogWDGConfig+0x290>)
 8002fcc:	400b      	ands	r3, r1
 8002fce:	60d3      	str	r3, [r2, #12]
}
 8002fd0:	e7de      	b.n	8002f90 <HAL_ADC_AnalogWDGConfig+0xa0>
        if (tmp_hal_status == HAL_OK)
 8002fd2:	2800      	cmp	r0, #0
 8002fd4:	d1de      	bne.n	8002f94 <HAL_ADC_AnalogWDGConfig+0xa4>
          tmp_hal_status = ADC_Enable(hadc);
 8002fd6:	0020      	movs	r0, r4
 8002fd8:	f7ff fe76 	bl	8002cc8 <ADC_Enable>
 8002fdc:	e7da      	b.n	8002f94 <HAL_ADC_AnalogWDGConfig+0xa4>
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002fde:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8002fe0:	6853      	ldr	r3, [r2, #4]
 8002fe2:	2180      	movs	r1, #128	@ 0x80
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	6053      	str	r3, [r2, #4]
}
 8002fe8:	e0f2      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8002fea:	22a0      	movs	r2, #160	@ 0xa0
 8002fec:	589e      	ldr	r6, [r3, r2]
 8002fee:	68aa      	ldr	r2, [r5, #8]
 8002ff0:	0351      	lsls	r1, r2, #13
 8002ff2:	d107      	bne.n	8003004 <HAL_ADC_AnalogWDGConfig+0x114>
 8002ff4:	0050      	lsls	r0, r2, #1
 8002ff6:	0ec0      	lsrs	r0, r0, #27
 8002ff8:	3101      	adds	r1, #1
 8002ffa:	4081      	lsls	r1, r0
 8002ffc:	430e      	orrs	r6, r1
 8002ffe:	21a0      	movs	r1, #160	@ 0xa0
 8003000:	505e      	str	r6, [r3, r1]
 8003002:	e0d0      	b.n	80031a6 <HAL_ADC_AnalogWDGConfig+0x2b6>
 8003004:	2001      	movs	r0, #1
 8003006:	0001      	movs	r1, r0
 8003008:	4011      	ands	r1, r2
 800300a:	4210      	tst	r0, r2
 800300c:	d1f6      	bne.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800300e:	2102      	movs	r1, #2
 8003010:	0790      	lsls	r0, r2, #30
 8003012:	d4f3      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003014:	3102      	adds	r1, #2
 8003016:	0750      	lsls	r0, r2, #29
 8003018:	d4f0      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800301a:	3104      	adds	r1, #4
 800301c:	0710      	lsls	r0, r2, #28
 800301e:	d4ed      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003020:	3108      	adds	r1, #8
 8003022:	06d0      	lsls	r0, r2, #27
 8003024:	d4ea      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003026:	3110      	adds	r1, #16
 8003028:	0690      	lsls	r0, r2, #26
 800302a:	d4e7      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800302c:	3120      	adds	r1, #32
 800302e:	0650      	lsls	r0, r2, #25
 8003030:	d4e4      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003032:	3140      	adds	r1, #64	@ 0x40
 8003034:	0610      	lsls	r0, r2, #24
 8003036:	d4e1      	bmi.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003038:	05d1      	lsls	r1, r2, #23
 800303a:	d41e      	bmi.n	800307a <HAL_ADC_AnalogWDGConfig+0x18a>
 800303c:	0591      	lsls	r1, r2, #22
 800303e:	d41f      	bmi.n	8003080 <HAL_ADC_AnalogWDGConfig+0x190>
 8003040:	0551      	lsls	r1, r2, #21
 8003042:	d420      	bmi.n	8003086 <HAL_ADC_AnalogWDGConfig+0x196>
 8003044:	0511      	lsls	r1, r2, #20
 8003046:	d421      	bmi.n	800308c <HAL_ADC_AnalogWDGConfig+0x19c>
 8003048:	04d1      	lsls	r1, r2, #19
 800304a:	d422      	bmi.n	8003092 <HAL_ADC_AnalogWDGConfig+0x1a2>
 800304c:	0491      	lsls	r1, r2, #18
 800304e:	d423      	bmi.n	8003098 <HAL_ADC_AnalogWDGConfig+0x1a8>
 8003050:	0451      	lsls	r1, r2, #17
 8003052:	d424      	bmi.n	800309e <HAL_ADC_AnalogWDGConfig+0x1ae>
 8003054:	0411      	lsls	r1, r2, #16
 8003056:	d425      	bmi.n	80030a4 <HAL_ADC_AnalogWDGConfig+0x1b4>
 8003058:	03d1      	lsls	r1, r2, #15
 800305a:	d426      	bmi.n	80030aa <HAL_ADC_AnalogWDGConfig+0x1ba>
 800305c:	0391      	lsls	r1, r2, #14
 800305e:	d427      	bmi.n	80030b0 <HAL_ADC_AnalogWDGConfig+0x1c0>
 8003060:	2180      	movs	r1, #128	@ 0x80
 8003062:	02c9      	lsls	r1, r1, #11
 8003064:	400a      	ands	r2, r1
 8003066:	4251      	negs	r1, r2
 8003068:	414a      	adcs	r2, r1
 800306a:	4252      	negs	r2, r2
 800306c:	4946      	ldr	r1, [pc, #280]	@ (8003188 <HAL_ADC_AnalogWDGConfig+0x298>)
 800306e:	4011      	ands	r1, r2
 8003070:	2280      	movs	r2, #128	@ 0x80
 8003072:	02d2      	lsls	r2, r2, #11
 8003074:	4694      	mov	ip, r2
 8003076:	4461      	add	r1, ip
 8003078:	e7c0      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800307a:	2180      	movs	r1, #128	@ 0x80
 800307c:	0049      	lsls	r1, r1, #1
 800307e:	e7bd      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003080:	2180      	movs	r1, #128	@ 0x80
 8003082:	0089      	lsls	r1, r1, #2
 8003084:	e7ba      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003086:	2180      	movs	r1, #128	@ 0x80
 8003088:	00c9      	lsls	r1, r1, #3
 800308a:	e7b7      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800308c:	2180      	movs	r1, #128	@ 0x80
 800308e:	0109      	lsls	r1, r1, #4
 8003090:	e7b4      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003092:	2180      	movs	r1, #128	@ 0x80
 8003094:	0149      	lsls	r1, r1, #5
 8003096:	e7b1      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 8003098:	2180      	movs	r1, #128	@ 0x80
 800309a:	0189      	lsls	r1, r1, #6
 800309c:	e7ae      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 800309e:	2180      	movs	r1, #128	@ 0x80
 80030a0:	01c9      	lsls	r1, r1, #7
 80030a2:	e7ab      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 80030a4:	2180      	movs	r1, #128	@ 0x80
 80030a6:	0209      	lsls	r1, r1, #8
 80030a8:	e7a8      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 80030aa:	2180      	movs	r1, #128	@ 0x80
 80030ac:	0249      	lsls	r1, r1, #9
 80030ae:	e7a5      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
 80030b0:	2180      	movs	r1, #128	@ 0x80
 80030b2:	0289      	lsls	r1, r1, #10
 80030b4:	e7a2      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x10c>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 80030b6:	2001      	movs	r0, #1
 80030b8:	0001      	movs	r1, r0
 80030ba:	4011      	ands	r1, r2
 80030bc:	4210      	tst	r0, r2
 80030be:	d000      	beq.n	80030c2 <HAL_ADC_AnalogWDGConfig+0x1d2>
 80030c0:	e743      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030c2:	2102      	movs	r1, #2
 80030c4:	0790      	lsls	r0, r2, #30
 80030c6:	d500      	bpl.n	80030ca <HAL_ADC_AnalogWDGConfig+0x1da>
 80030c8:	e73f      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030ca:	3102      	adds	r1, #2
 80030cc:	0750      	lsls	r0, r2, #29
 80030ce:	d500      	bpl.n	80030d2 <HAL_ADC_AnalogWDGConfig+0x1e2>
 80030d0:	e73b      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030d2:	3104      	adds	r1, #4
 80030d4:	0710      	lsls	r0, r2, #28
 80030d6:	d500      	bpl.n	80030da <HAL_ADC_AnalogWDGConfig+0x1ea>
 80030d8:	e737      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030da:	3108      	adds	r1, #8
 80030dc:	06d0      	lsls	r0, r2, #27
 80030de:	d500      	bpl.n	80030e2 <HAL_ADC_AnalogWDGConfig+0x1f2>
 80030e0:	e733      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030e2:	3110      	adds	r1, #16
 80030e4:	0690      	lsls	r0, r2, #26
 80030e6:	d500      	bpl.n	80030ea <HAL_ADC_AnalogWDGConfig+0x1fa>
 80030e8:	e72f      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030ea:	3120      	adds	r1, #32
 80030ec:	0650      	lsls	r0, r2, #25
 80030ee:	d500      	bpl.n	80030f2 <HAL_ADC_AnalogWDGConfig+0x202>
 80030f0:	e72b      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030f2:	3140      	adds	r1, #64	@ 0x40
 80030f4:	0610      	lsls	r0, r2, #24
 80030f6:	d500      	bpl.n	80030fa <HAL_ADC_AnalogWDGConfig+0x20a>
 80030f8:	e727      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 80030fa:	05d1      	lsls	r1, r2, #23
 80030fc:	d41e      	bmi.n	800313c <HAL_ADC_AnalogWDGConfig+0x24c>
 80030fe:	0591      	lsls	r1, r2, #22
 8003100:	d41f      	bmi.n	8003142 <HAL_ADC_AnalogWDGConfig+0x252>
 8003102:	0551      	lsls	r1, r2, #21
 8003104:	d420      	bmi.n	8003148 <HAL_ADC_AnalogWDGConfig+0x258>
 8003106:	0511      	lsls	r1, r2, #20
 8003108:	d421      	bmi.n	800314e <HAL_ADC_AnalogWDGConfig+0x25e>
 800310a:	04d1      	lsls	r1, r2, #19
 800310c:	d422      	bmi.n	8003154 <HAL_ADC_AnalogWDGConfig+0x264>
 800310e:	0491      	lsls	r1, r2, #18
 8003110:	d423      	bmi.n	800315a <HAL_ADC_AnalogWDGConfig+0x26a>
 8003112:	0451      	lsls	r1, r2, #17
 8003114:	d424      	bmi.n	8003160 <HAL_ADC_AnalogWDGConfig+0x270>
 8003116:	0411      	lsls	r1, r2, #16
 8003118:	d425      	bmi.n	8003166 <HAL_ADC_AnalogWDGConfig+0x276>
 800311a:	03d1      	lsls	r1, r2, #15
 800311c:	d426      	bmi.n	800316c <HAL_ADC_AnalogWDGConfig+0x27c>
 800311e:	0391      	lsls	r1, r2, #14
 8003120:	d427      	bmi.n	8003172 <HAL_ADC_AnalogWDGConfig+0x282>
 8003122:	2180      	movs	r1, #128	@ 0x80
 8003124:	02c9      	lsls	r1, r1, #11
 8003126:	400a      	ands	r2, r1
 8003128:	4251      	negs	r1, r2
 800312a:	414a      	adcs	r2, r1
 800312c:	4252      	negs	r2, r2
 800312e:	4916      	ldr	r1, [pc, #88]	@ (8003188 <HAL_ADC_AnalogWDGConfig+0x298>)
 8003130:	4011      	ands	r1, r2
 8003132:	2280      	movs	r2, #128	@ 0x80
 8003134:	02d2      	lsls	r2, r2, #11
 8003136:	4694      	mov	ip, r2
 8003138:	4461      	add	r1, ip
 800313a:	e706      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 800313c:	2180      	movs	r1, #128	@ 0x80
 800313e:	0049      	lsls	r1, r1, #1
 8003140:	e703      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003142:	2180      	movs	r1, #128	@ 0x80
 8003144:	0089      	lsls	r1, r1, #2
 8003146:	e700      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	00c9      	lsls	r1, r1, #3
 800314c:	e6fd      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 800314e:	2180      	movs	r1, #128	@ 0x80
 8003150:	0109      	lsls	r1, r1, #4
 8003152:	e6fa      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003154:	2180      	movs	r1, #128	@ 0x80
 8003156:	0149      	lsls	r1, r1, #5
 8003158:	e6f7      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 800315a:	2180      	movs	r1, #128	@ 0x80
 800315c:	0189      	lsls	r1, r1, #6
 800315e:	e6f4      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003160:	2180      	movs	r1, #128	@ 0x80
 8003162:	01c9      	lsls	r1, r1, #7
 8003164:	e6f1      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003166:	2180      	movs	r1, #128	@ 0x80
 8003168:	0209      	lsls	r1, r1, #8
 800316a:	e6ee      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 800316c:	2180      	movs	r1, #128	@ 0x80
 800316e:	0249      	lsls	r1, r1, #9
 8003170:	e6eb      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003172:	2180      	movs	r1, #128	@ 0x80
 8003174:	0289      	lsls	r1, r1, #10
 8003176:	e6e8      	b.n	8002f4a <HAL_ADC_AnalogWDGConfig+0x5a>
 8003178:	7cc00000 	.word	0x7cc00000
 800317c:	0017ffff 	.word	0x0017ffff
 8003180:	833fffff 	.word	0x833fffff
 8003184:	fffeffff 	.word	0xfffeffff
 8003188:	fffc0001 	.word	0xfffc0001
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 800318c:	0cd1      	lsrs	r1, r2, #19
 800318e:	2004      	movs	r0, #4
 8003190:	4001      	ands	r1, r0
 8003192:	33a0      	adds	r3, #160	@ 0xa0
 8003194:	18cb      	adds	r3, r1, r3
  MODIFY_REG(*preg,
 8003196:	6819      	ldr	r1, [r3, #0]
 8003198:	4839      	ldr	r0, [pc, #228]	@ (8003280 <HAL_ADC_AnalogWDGConfig+0x390>)
 800319a:	4010      	ands	r0, r2
 800319c:	4381      	bics	r1, r0
 800319e:	4839      	ldr	r0, [pc, #228]	@ (8003284 <HAL_ADC_AnalogWDGConfig+0x394>)
 80031a0:	4002      	ands	r2, r0
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]
      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80031a6:	4b38      	ldr	r3, [pc, #224]	@ (8003288 <HAL_ADC_AnalogWDGConfig+0x398>)
 80031a8:	682a      	ldr	r2, [r5, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d035      	beq.n	800321a <HAL_ADC_AnalogWDGConfig+0x32a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80031ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80031b0:	4a36      	ldr	r2, [pc, #216]	@ (800328c <HAL_ADC_AnalogWDGConfig+0x39c>)
 80031b2:	4013      	ands	r3, r2
 80031b4:	65a3      	str	r3, [r4, #88]	@ 0x58
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80031b6:	6823      	ldr	r3, [r4, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80031b8:	2280      	movs	r2, #128	@ 0x80
 80031ba:	0092      	lsls	r2, r2, #2
 80031bc:	601a      	str	r2, [r3, #0]
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80031be:	7b2b      	ldrb	r3, [r5, #12]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d043      	beq.n	800324c <HAL_ADC_AnalogWDGConfig+0x35c>
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 80031c4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80031c6:	6853      	ldr	r3, [r2, #4]
 80031c8:	4931      	ldr	r1, [pc, #196]	@ (8003290 <HAL_ADC_AnalogWDGConfig+0x3a0>)
 80031ca:	400b      	ands	r3, r1
 80031cc:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ce:	2000      	movs	r0, #0
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80031d0:	682a      	ldr	r2, [r5, #0]
 80031d2:	4b30      	ldr	r3, [pc, #192]	@ (8003294 <HAL_ADC_AnalogWDGConfig+0x3a4>)
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d041      	beq.n	800325c <HAL_ADC_AnalogWDGConfig+0x36c>
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 80031d8:	6929      	ldr	r1, [r5, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 80031da:	696d      	ldr	r5, [r5, #20]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 80031dc:	0293      	lsls	r3, r2, #10
 80031de:	0f9b      	lsrs	r3, r3, #30
 80031e0:	0292      	lsls	r2, r2, #10
 80031e2:	0fd2      	lsrs	r2, r2, #31
 80031e4:	189b      	adds	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	6822      	ldr	r2, [r4, #0]
 80031ea:	3220      	adds	r2, #32
 80031ec:	189b      	adds	r3, r3, r2
  MODIFY_REG(*preg,
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4e29      	ldr	r6, [pc, #164]	@ (8003298 <HAL_ADC_AnalogWDGConfig+0x3a8>)
 80031f2:	4032      	ands	r2, r6
 80031f4:	432a      	orrs	r2, r5
 80031f6:	0409      	lsls	r1, r1, #16
 80031f8:	430a      	orrs	r2, r1
 80031fa:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hadc);
 80031fc:	2354      	movs	r3, #84	@ 0x54
 80031fe:	2200      	movs	r2, #0
 8003200:	54e2      	strb	r2, [r4, r3]
}
 8003202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8003204:	0cd1      	lsrs	r1, r2, #19
 8003206:	2004      	movs	r0, #4
 8003208:	4001      	ands	r1, r0
 800320a:	33a0      	adds	r3, #160	@ 0xa0
 800320c:	18cb      	adds	r3, r1, r3
  MODIFY_REG(*preg,
 800320e:	6819      	ldr	r1, [r3, #0]
 8003210:	481b      	ldr	r0, [pc, #108]	@ (8003280 <HAL_ADC_AnalogWDGConfig+0x390>)
 8003212:	4002      	ands	r2, r0
 8003214:	4391      	bics	r1, r2
 8003216:	6019      	str	r1, [r3, #0]
}
 8003218:	e7c5      	b.n	80031a6 <HAL_ADC_AnalogWDGConfig+0x2b6>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800321a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800321c:	4a1f      	ldr	r2, [pc, #124]	@ (800329c <HAL_ADC_AnalogWDGConfig+0x3ac>)
 800321e:	4013      	ands	r3, r2
 8003220:	65a3      	str	r3, [r4, #88]	@ 0x58
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8003222:	6823      	ldr	r3, [r4, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8003224:	2280      	movs	r2, #128	@ 0x80
 8003226:	0052      	lsls	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800322a:	7b2b      	ldrb	r3, [r5, #12]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d006      	beq.n	800323e <HAL_ADC_AnalogWDGConfig+0x34e>
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8003230:	6822      	ldr	r2, [r4, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003232:	6853      	ldr	r3, [r2, #4]
 8003234:	491a      	ldr	r1, [pc, #104]	@ (80032a0 <HAL_ADC_AnalogWDGConfig+0x3b0>)
 8003236:	400b      	ands	r3, r1
 8003238:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800323a:	2000      	movs	r0, #0
}
 800323c:	e7c8      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800323e:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003240:	6851      	ldr	r1, [r2, #4]
 8003242:	33ff      	adds	r3, #255	@ 0xff
 8003244:	430b      	orrs	r3, r1
 8003246:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003248:	2000      	movs	r0, #0
}
 800324a:	e7c1      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800324c:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800324e:	6851      	ldr	r1, [r2, #4]
 8003250:	2380      	movs	r3, #128	@ 0x80
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	430b      	orrs	r3, r1
 8003256:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003258:	2000      	movs	r0, #0
}
 800325a:	e7b9      	b.n	80031d0 <HAL_ADC_AnalogWDGConfig+0x2e0>
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800325c:	6827      	ldr	r7, [r4, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	08db      	lsrs	r3, r3, #3
 8003262:	2603      	movs	r6, #3
 8003264:	4033      	ands	r3, r6
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	6929      	ldr	r1, [r5, #16]
 800326a:	4099      	lsls	r1, r3
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	08db      	lsrs	r3, r3, #3
 8003270:	401e      	ands	r6, r3
 8003272:	0076      	lsls	r6, r6, #1
 8003274:	696d      	ldr	r5, [r5, #20]
 8003276:	40b5      	lsls	r5, r6
 8003278:	e7b0      	b.n	80031dc <HAL_ADC_AnalogWDGConfig+0x2ec>
  __HAL_LOCK(hadc);
 800327a:	2002      	movs	r0, #2
 800327c:	e7c1      	b.n	8003202 <HAL_ADC_AnalogWDGConfig+0x312>
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	7cc7ffff 	.word	0x7cc7ffff
 8003284:	0087ffff 	.word	0x0087ffff
 8003288:	0017ffff 	.word	0x0017ffff
 800328c:	fffbffff 	.word	0xfffbffff
 8003290:	fffffdff 	.word	0xfffffdff
 8003294:	7cc00000 	.word	0x7cc00000
 8003298:	f000f000 	.word	0xf000f000
 800329c:	fffdffff 	.word	0xfffdffff
 80032a0:	fffffeff 	.word	0xfffffeff

080032a4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80032a4:	4770      	bx	lr

080032a6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80032a6:	4770      	bx	lr

080032a8 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80032a8:	4770      	bx	lr

080032aa <HAL_ADCEx_ChannelConfigReadyCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80032aa:	4770      	bx	lr

080032ac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ac:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80032ae:	2800      	cmp	r0, #0
 80032b0:	db14      	blt.n	80032dc <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032b2:	0884      	lsrs	r4, r0, #2
 80032b4:	00a4      	lsls	r4, r4, #2
 80032b6:	4b14      	ldr	r3, [pc, #80]	@ (8003308 <HAL_NVIC_SetPriority+0x5c>)
 80032b8:	469c      	mov	ip, r3
 80032ba:	4464      	add	r4, ip
 80032bc:	26c0      	movs	r6, #192	@ 0xc0
 80032be:	00b6      	lsls	r6, r6, #2
 80032c0:	59a5      	ldr	r5, [r4, r6]
 80032c2:	2203      	movs	r2, #3
 80032c4:	4002      	ands	r2, r0
 80032c6:	00d2      	lsls	r2, r2, #3
 80032c8:	23ff      	movs	r3, #255	@ 0xff
 80032ca:	0018      	movs	r0, r3
 80032cc:	4090      	lsls	r0, r2
 80032ce:	4385      	bics	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032d0:	0189      	lsls	r1, r1, #6
 80032d2:	400b      	ands	r3, r1
 80032d4:	4093      	lsls	r3, r2
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032d6:	432b      	orrs	r3, r5
 80032d8:	51a3      	str	r3, [r4, r6]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80032da:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032dc:	230f      	movs	r3, #15
 80032de:	4003      	ands	r3, r0
 80032e0:	3b08      	subs	r3, #8
 80032e2:	089b      	lsrs	r3, r3, #2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4a09      	ldr	r2, [pc, #36]	@ (800330c <HAL_NVIC_SetPriority+0x60>)
 80032e8:	4694      	mov	ip, r2
 80032ea:	4463      	add	r3, ip
 80032ec:	69dc      	ldr	r4, [r3, #28]
 80032ee:	2203      	movs	r2, #3
 80032f0:	4010      	ands	r0, r2
 80032f2:	00c0      	lsls	r0, r0, #3
 80032f4:	32fc      	adds	r2, #252	@ 0xfc
 80032f6:	0015      	movs	r5, r2
 80032f8:	4085      	lsls	r5, r0
 80032fa:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032fc:	0189      	lsls	r1, r1, #6
 80032fe:	400a      	ands	r2, r1
 8003300:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003302:	4322      	orrs	r2, r4
 8003304:	61da      	str	r2, [r3, #28]
 8003306:	e7e8      	b.n	80032da <HAL_NVIC_SetPriority+0x2e>
 8003308:	e000e100 	.word	0xe000e100
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003310:	2800      	cmp	r0, #0
 8003312:	db05      	blt.n	8003320 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003314:	221f      	movs	r2, #31
 8003316:	4002      	ands	r2, r0
 8003318:	2301      	movs	r3, #1
 800331a:	4093      	lsls	r3, r2
 800331c:	4a01      	ldr	r2, [pc, #4]	@ (8003324 <HAL_NVIC_EnableIRQ+0x14>)
 800331e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	e000e100 	.word	0xe000e100

08003328 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003328:	3801      	subs	r0, #1
 800332a:	2380      	movs	r3, #128	@ 0x80
 800332c:	045b      	lsls	r3, r3, #17
 800332e:	4298      	cmp	r0, r3
 8003330:	d20f      	bcs.n	8003352 <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003332:	4a09      	ldr	r2, [pc, #36]	@ (8003358 <HAL_SYSTICK_Config+0x30>)
 8003334:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003336:	4809      	ldr	r0, [pc, #36]	@ (800335c <HAL_SYSTICK_Config+0x34>)
 8003338:	6a03      	ldr	r3, [r0, #32]
 800333a:	021b      	lsls	r3, r3, #8
 800333c:	0a1b      	lsrs	r3, r3, #8
 800333e:	21c0      	movs	r1, #192	@ 0xc0
 8003340:	0609      	lsls	r1, r1, #24
 8003342:	430b      	orrs	r3, r1
 8003344:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003346:	2300      	movs	r3, #0
 8003348:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800334a:	3307      	adds	r3, #7
 800334c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800334e:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8003350:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003352:	2001      	movs	r0, #1
  return SysTick_Config(TicksNumb);
 8003354:	e7fc      	b.n	8003350 <HAL_SYSTICK_Config+0x28>
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	e000e010 	.word	0xe000e010
 800335c:	e000ed00 	.word	0xe000ed00

08003360 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003360:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003362:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8003364:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8003366:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003368:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 800336a:	2c00      	cmp	r4, #0
 800336c:	d002      	beq.n	8003374 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800336e:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8003370:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8003372:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003374:	4e0b      	ldr	r6, [pc, #44]	@ (80033a4 <DMA_SetConfig+0x44>)
 8003376:	6877      	ldr	r7, [r6, #4]
 8003378:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800337a:	241c      	movs	r4, #28
 800337c:	4025      	ands	r5, r4
 800337e:	3c1b      	subs	r4, #27
 8003380:	40ac      	lsls	r4, r5
 8003382:	433c      	orrs	r4, r7
 8003384:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003386:	6804      	ldr	r4, [r0, #0]
 8003388:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800338a:	6883      	ldr	r3, [r0, #8]
 800338c:	2b10      	cmp	r3, #16
 800338e:	d004      	beq.n	800339a <DMA_SetConfig+0x3a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003390:	6803      	ldr	r3, [r0, #0]
 8003392:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003394:	6803      	ldr	r3, [r0, #0]
 8003396:	60da      	str	r2, [r3, #12]
  }
}
 8003398:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = DstAddress;
 800339a:	6803      	ldr	r3, [r0, #0]
 800339c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800339e:	6803      	ldr	r3, [r0, #0]
 80033a0:	60d9      	str	r1, [r3, #12]
 80033a2:	e7f9      	b.n	8003398 <DMA_SetConfig+0x38>
 80033a4:	40020000 	.word	0x40020000

080033a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033a8:	b510      	push	{r4, lr}
 80033aa:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80033ac:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	4a08      	ldr	r2, [pc, #32]	@ (80033d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 80033b2:	4694      	mov	ip, r2
 80033b4:	4463      	add	r3, ip
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033ba:	7800      	ldrb	r0, [r0, #0]
 80033bc:	3808      	subs	r0, #8
 80033be:	2114      	movs	r1, #20
 80033c0:	f7fc fea8 	bl	8000114 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80033c4:	4b04      	ldr	r3, [pc, #16]	@ (80033d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80033c6:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80033c8:	231f      	movs	r3, #31
 80033ca:	4018      	ands	r0, r3
 80033cc:	3b1e      	subs	r3, #30
 80033ce:	4083      	lsls	r3, r0
 80033d0:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80033d2:	bd10      	pop	{r4, pc}
 80033d4:	10008200 	.word	0x10008200
 80033d8:	40020880 	.word	0x40020880

080033dc <HAL_DMA_Init>:
{
 80033dc:	b570      	push	{r4, r5, r6, lr}
 80033de:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 80033e0:	d055      	beq.n	800348e <HAL_DMA_Init+0xb2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033e2:	6805      	ldr	r5, [r0, #0]
 80033e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003494 <HAL_DMA_Init+0xb8>)
 80033e6:	18e8      	adds	r0, r5, r3
 80033e8:	2114      	movs	r1, #20
 80033ea:	f7fc fe93 	bl	8000114 <__udivsi3>
 80033ee:	0080      	lsls	r0, r0, #2
 80033f0:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f2:	2325      	movs	r3, #37	@ 0x25
 80033f4:	2202      	movs	r2, #2
 80033f6:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033f8:	682b      	ldr	r3, [r5, #0]
 80033fa:	4a27      	ldr	r2, [pc, #156]	@ (8003498 <HAL_DMA_Init+0xbc>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003400:	6822      	ldr	r2, [r4, #0]
 8003402:	6811      	ldr	r1, [r2, #0]
 8003404:	68a3      	ldr	r3, [r4, #8]
 8003406:	68e0      	ldr	r0, [r4, #12]
 8003408:	4303      	orrs	r3, r0
 800340a:	6920      	ldr	r0, [r4, #16]
 800340c:	4303      	orrs	r3, r0
 800340e:	6960      	ldr	r0, [r4, #20]
 8003410:	4303      	orrs	r3, r0
 8003412:	69a0      	ldr	r0, [r4, #24]
 8003414:	4303      	orrs	r3, r0
 8003416:	69e0      	ldr	r0, [r4, #28]
 8003418:	4303      	orrs	r3, r0
 800341a:	6a20      	ldr	r0, [r4, #32]
 800341c:	4303      	orrs	r3, r0
 800341e:	430b      	orrs	r3, r1
 8003420:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003422:	0020      	movs	r0, r4
 8003424:	f7ff ffc0 	bl	80033a8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003428:	2380      	movs	r3, #128	@ 0x80
 800342a:	01db      	lsls	r3, r3, #7
 800342c:	68a2      	ldr	r2, [r4, #8]
 800342e:	429a      	cmp	r2, r3
 8003430:	d018      	beq.n	8003464 <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003432:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003434:	6863      	ldr	r3, [r4, #4]
 8003436:	213f      	movs	r1, #63	@ 0x3f
 8003438:	400b      	ands	r3, r1
 800343a:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800343c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800343e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8003440:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003442:	6863      	ldr	r3, [r4, #4]
 8003444:	1e5a      	subs	r2, r3, #1
 8003446:	2a03      	cmp	r2, #3
 8003448:	d90f      	bls.n	800346a <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 800344a:	2300      	movs	r3, #0
 800344c:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800344e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003450:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003452:	2300      	movs	r3, #0
 8003454:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8003456:	2225      	movs	r2, #37	@ 0x25
 8003458:	2101      	movs	r1, #1
 800345a:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 800345c:	3a01      	subs	r2, #1
 800345e:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003460:	2000      	movs	r0, #0
}
 8003462:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003464:	2300      	movs	r3, #0
 8003466:	6063      	str	r3, [r4, #4]
 8003468:	e7e3      	b.n	8003432 <HAL_DMA_Init+0x56>
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800346a:	223f      	movs	r2, #63	@ 0x3f
 800346c:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800346e:	4a0b      	ldr	r2, [pc, #44]	@ (800349c <HAL_DMA_Init+0xc0>)
 8003470:	189a      	adds	r2, r3, r2
 8003472:	0092      	lsls	r2, r2, #2
 8003474:	6522      	str	r2, [r4, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003476:	490a      	ldr	r1, [pc, #40]	@ (80034a0 <HAL_DMA_Init+0xc4>)
 8003478:	6561      	str	r1, [r4, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800347a:	3b01      	subs	r3, #1
 800347c:	2101      	movs	r1, #1
 800347e:	4099      	lsls	r1, r3
 8003480:	65a1      	str	r1, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003486:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003488:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800348a:	605a      	str	r2, [r3, #4]
 800348c:	e7e1      	b.n	8003452 <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 800348e:	2001      	movs	r0, #1
 8003490:	e7e7      	b.n	8003462 <HAL_DMA_Init+0x86>
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	bffdfff8 	.word	0xbffdfff8
 8003498:	ffff800f 	.word	0xffff800f
 800349c:	1000823f 	.word	0x1000823f
 80034a0:	40020940 	.word	0x40020940

080034a4 <HAL_DMA_Start_IT>:
{
 80034a4:	b570      	push	{r4, r5, r6, lr}
 80034a6:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80034a8:	2024      	movs	r0, #36	@ 0x24
 80034aa:	5c20      	ldrb	r0, [r4, r0]
 80034ac:	2801      	cmp	r0, #1
 80034ae:	d045      	beq.n	800353c <HAL_DMA_Start_IT+0x98>
 80034b0:	2024      	movs	r0, #36	@ 0x24
 80034b2:	2501      	movs	r5, #1
 80034b4:	5425      	strb	r5, [r4, r0]
  if (hdma->State == HAL_DMA_STATE_READY)
 80034b6:	3001      	adds	r0, #1
 80034b8:	5c20      	ldrb	r0, [r4, r0]
 80034ba:	2801      	cmp	r0, #1
 80034bc:	d006      	beq.n	80034cc <HAL_DMA_Start_IT+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80034be:	2380      	movs	r3, #128	@ 0x80
 80034c0:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80034c2:	3b5c      	subs	r3, #92	@ 0x5c
 80034c4:	2200      	movs	r2, #0
 80034c6:	54e2      	strb	r2, [r4, r3]
    status = HAL_ERROR;
 80034c8:	2001      	movs	r0, #1
}
 80034ca:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80034cc:	3024      	adds	r0, #36	@ 0x24
 80034ce:	3501      	adds	r5, #1
 80034d0:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034d2:	2000      	movs	r0, #0
 80034d4:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80034d6:	6825      	ldr	r5, [r4, #0]
 80034d8:	6828      	ldr	r0, [r5, #0]
 80034da:	2601      	movs	r6, #1
 80034dc:	43b0      	bics	r0, r6
 80034de:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034e0:	0020      	movs	r0, r4
 80034e2:	f7ff ff3d 	bl	8003360 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80034e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01c      	beq.n	8003526 <HAL_DMA_Start_IT+0x82>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ec:	6822      	ldr	r2, [r4, #0]
 80034ee:	6813      	ldr	r3, [r2, #0]
 80034f0:	210e      	movs	r1, #14
 80034f2:	430b      	orrs	r3, r1
 80034f4:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80034f6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	03db      	lsls	r3, r3, #15
 80034fc:	d504      	bpl.n	8003508 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80034fe:	6811      	ldr	r1, [r2, #0]
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	430b      	orrs	r3, r1
 8003506:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003508:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <HAL_DMA_Start_IT+0x74>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800350e:	6819      	ldr	r1, [r3, #0]
 8003510:	2280      	movs	r2, #128	@ 0x80
 8003512:	0052      	lsls	r2, r2, #1
 8003514:	430a      	orrs	r2, r1
 8003516:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003518:	6822      	ldr	r2, [r4, #0]
 800351a:	6813      	ldr	r3, [r2, #0]
 800351c:	2101      	movs	r1, #1
 800351e:	430b      	orrs	r3, r1
 8003520:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003522:	2000      	movs	r0, #0
 8003524:	e7d1      	b.n	80034ca <HAL_DMA_Start_IT+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003526:	6822      	ldr	r2, [r4, #0]
 8003528:	6813      	ldr	r3, [r2, #0]
 800352a:	2104      	movs	r1, #4
 800352c:	438b      	bics	r3, r1
 800352e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003530:	6822      	ldr	r2, [r4, #0]
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	3106      	adds	r1, #6
 8003536:	430b      	orrs	r3, r1
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	e7dc      	b.n	80034f6 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 800353c:	2002      	movs	r0, #2
 800353e:	e7c4      	b.n	80034ca <HAL_DMA_Start_IT+0x26>

08003540 <HAL_DMA_IRQHandler>:
{
 8003540:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = DMA1->ISR;
 8003542:	4b31      	ldr	r3, [pc, #196]	@ (8003608 <HAL_DMA_IRQHandler+0xc8>)
 8003544:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003546:	6804      	ldr	r4, [r0, #0]
 8003548:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800354a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800354c:	221c      	movs	r2, #28
 800354e:	4013      	ands	r3, r2
 8003550:	3a18      	subs	r2, #24
 8003552:	409a      	lsls	r2, r3
 8003554:	4211      	tst	r1, r2
 8003556:	d016      	beq.n	8003586 <HAL_DMA_IRQHandler+0x46>
 8003558:	076a      	lsls	r2, r5, #29
 800355a:	d514      	bpl.n	8003586 <HAL_DMA_IRQHandler+0x46>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	069b      	lsls	r3, r3, #26
 8003560:	d403      	bmi.n	800356a <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003562:	6823      	ldr	r3, [r4, #0]
 8003564:	2204      	movs	r2, #4
 8003566:	4393      	bics	r3, r2
 8003568:	6023      	str	r3, [r4, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800356a:	4927      	ldr	r1, [pc, #156]	@ (8003608 <HAL_DMA_IRQHandler+0xc8>)
 800356c:	684c      	ldr	r4, [r1, #4]
 800356e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003570:	231c      	movs	r3, #28
 8003572:	401a      	ands	r2, r3
 8003574:	3b18      	subs	r3, #24
 8003576:	4093      	lsls	r3, r2
 8003578:	4323      	orrs	r3, r4
 800357a:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800357c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800357e:	2b00      	cmp	r3, #0
 8003580:	d000      	beq.n	8003584 <HAL_DMA_IRQHandler+0x44>
        hdma->XferHalfCpltCallback(hdma);
 8003582:	4798      	blx	r3
}
 8003584:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003586:	2202      	movs	r2, #2
 8003588:	409a      	lsls	r2, r3
 800358a:	4211      	tst	r1, r2
 800358c:	d01c      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x88>
 800358e:	07aa      	lsls	r2, r5, #30
 8003590:	d51a      	bpl.n	80035c8 <HAL_DMA_IRQHandler+0x88>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003592:	6823      	ldr	r3, [r4, #0]
 8003594:	069b      	lsls	r3, r3, #26
 8003596:	d406      	bmi.n	80035a6 <HAL_DMA_IRQHandler+0x66>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	220a      	movs	r2, #10
 800359c:	4393      	bics	r3, r2
 800359e:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80035a0:	2325      	movs	r3, #37	@ 0x25
 80035a2:	3a09      	subs	r2, #9
 80035a4:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80035a6:	4918      	ldr	r1, [pc, #96]	@ (8003608 <HAL_DMA_IRQHandler+0xc8>)
 80035a8:	684c      	ldr	r4, [r1, #4]
 80035aa:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80035ac:	231c      	movs	r3, #28
 80035ae:	401a      	ands	r2, r3
 80035b0:	3b1a      	subs	r3, #26
 80035b2:	4093      	lsls	r3, r2
 80035b4:	4323      	orrs	r3, r4
 80035b6:	604b      	str	r3, [r1, #4]
      __HAL_UNLOCK(hdma);
 80035b8:	2324      	movs	r3, #36	@ 0x24
 80035ba:	2200      	movs	r2, #0
 80035bc:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 80035be:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0df      	beq.n	8003584 <HAL_DMA_IRQHandler+0x44>
        hdma->XferCpltCallback(hdma);
 80035c4:	4798      	blx	r3
 80035c6:	e7dd      	b.n	8003584 <HAL_DMA_IRQHandler+0x44>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80035c8:	2208      	movs	r2, #8
 80035ca:	409a      	lsls	r2, r3
 80035cc:	4211      	tst	r1, r2
 80035ce:	d0d9      	beq.n	8003584 <HAL_DMA_IRQHandler+0x44>
 80035d0:	072d      	lsls	r5, r5, #28
 80035d2:	d5d7      	bpl.n	8003584 <HAL_DMA_IRQHandler+0x44>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	220e      	movs	r2, #14
 80035d8:	4393      	bics	r3, r2
 80035da:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80035dc:	490a      	ldr	r1, [pc, #40]	@ (8003608 <HAL_DMA_IRQHandler+0xc8>)
 80035de:	684c      	ldr	r4, [r1, #4]
 80035e0:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80035e2:	231c      	movs	r3, #28
 80035e4:	401a      	ands	r2, r3
 80035e6:	3b1b      	subs	r3, #27
 80035e8:	001d      	movs	r5, r3
 80035ea:	4095      	lsls	r5, r2
 80035ec:	002a      	movs	r2, r5
 80035ee:	4322      	orrs	r2, r4
 80035f0:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035f2:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80035f4:	2225      	movs	r2, #37	@ 0x25
 80035f6:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80035f8:	3323      	adds	r3, #35	@ 0x23
 80035fa:	2200      	movs	r2, #0
 80035fc:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80035fe:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0bf      	beq.n	8003584 <HAL_DMA_IRQHandler+0x44>
      hdma->XferErrorCallback(hdma);
 8003604:	4798      	blx	r3
  return;
 8003606:	e7bd      	b.n	8003584 <HAL_DMA_IRQHandler+0x44>
 8003608:	40020000 	.word	0x40020000

0800360c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800360c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800360e:	46de      	mov	lr, fp
 8003610:	4657      	mov	r7, sl
 8003612:	464e      	mov	r6, r9
 8003614:	4645      	mov	r5, r8
 8003616:	b5e0      	push	{r5, r6, r7, lr}
 8003618:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800361a:	680f      	ldr	r7, [r1, #0]
 800361c:	2f00      	cmp	r7, #0
 800361e:	d100      	bne.n	8003622 <HAL_GPIO_Init+0x16>
 8003620:	e0d1      	b.n	80037c6 <HAL_GPIO_Init+0x1ba>
 8003622:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8003624:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003626:	2401      	movs	r4, #1
 8003628:	46a0      	mov	r8, r4

    if (iocurrent != 0x00u)
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800362a:	3402      	adds	r4, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800362c:	4d69      	ldr	r5, [pc, #420]	@ (80037d4 <HAL_GPIO_Init+0x1c8>)
 800362e:	46ab      	mov	fp, r5
 8003630:	e052      	b.n	80036d8 <HAL_GPIO_Init+0xcc>
        temp = GPIOx->OSPEEDR;
 8003632:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003634:	0025      	movs	r5, r4
 8003636:	4095      	lsls	r5, r2
 8003638:	43af      	bics	r7, r5
 800363a:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 800363c:	68cf      	ldr	r7, [r1, #12]
 800363e:	4097      	lsls	r7, r2
 8003640:	464d      	mov	r5, r9
 8003642:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8003644:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003646:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003648:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800364a:	684e      	ldr	r6, [r1, #4]
 800364c:	0936      	lsrs	r6, r6, #4
 800364e:	4645      	mov	r5, r8
 8003650:	402e      	ands	r6, r5
 8003652:	409e      	lsls	r6, r3
 8003654:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8003656:	6046      	str	r6, [r0, #4]
 8003658:	e04a      	b.n	80036f0 <HAL_GPIO_Init+0xe4>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800365a:	2600      	movs	r6, #0
 800365c:	4655      	mov	r5, sl
 800365e:	40ae      	lsls	r6, r5
 8003660:	464d      	mov	r5, r9
 8003662:	432e      	orrs	r6, r5
        EXTI->EXTICR[position >> 2u] = temp;
 8003664:	663e      	str	r6, [r7, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8003666:	465d      	mov	r5, fp
 8003668:	682d      	ldr	r5, [r5, #0]
 800366a:	46aa      	mov	sl, r5
        temp &= ~(iocurrent);
 800366c:	4665      	mov	r5, ip
 800366e:	43ed      	mvns	r5, r5
 8003670:	9501      	str	r5, [sp, #4]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003672:	684d      	ldr	r5, [r1, #4]
 8003674:	2680      	movs	r6, #128	@ 0x80
 8003676:	0376      	lsls	r6, r6, #13
 8003678:	4235      	tst	r5, r6
 800367a:	d000      	beq.n	800367e <HAL_GPIO_Init+0x72>
 800367c:	e094      	b.n	80037a8 <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 800367e:	4656      	mov	r6, sl
 8003680:	9d01      	ldr	r5, [sp, #4]
 8003682:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003684:	465d      	mov	r5, fp
 8003686:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8003688:	686d      	ldr	r5, [r5, #4]
 800368a:	46aa      	mov	sl, r5
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800368c:	684d      	ldr	r5, [r1, #4]
 800368e:	2680      	movs	r6, #128	@ 0x80
 8003690:	03b6      	lsls	r6, r6, #14
 8003692:	4235      	tst	r5, r6
 8003694:	d000      	beq.n	8003698 <HAL_GPIO_Init+0x8c>
 8003696:	e08b      	b.n	80037b0 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8003698:	4656      	mov	r6, sl
 800369a:	9d01      	ldr	r5, [sp, #4]
 800369c:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800369e:	465d      	mov	r5, fp
 80036a0:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036a2:	2684      	movs	r6, #132	@ 0x84
 80036a4:	59ae      	ldr	r6, [r5, r6]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036a6:	684d      	ldr	r5, [r1, #4]
 80036a8:	03ad      	lsls	r5, r5, #14
 80036aa:	d500      	bpl.n	80036ae <HAL_GPIO_Init+0xa2>
 80036ac:	e084      	b.n	80037b8 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 80036ae:	9d01      	ldr	r5, [sp, #4]
 80036b0:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 80036b2:	2584      	movs	r5, #132	@ 0x84
 80036b4:	465f      	mov	r7, fp
 80036b6:	517e      	str	r6, [r7, r5]

        temp = EXTI->IMR1;
 80036b8:	2680      	movs	r6, #128	@ 0x80
 80036ba:	59be      	ldr	r6, [r7, r6]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036bc:	684d      	ldr	r5, [r1, #4]
 80036be:	03ed      	lsls	r5, r5, #15
 80036c0:	d47d      	bmi.n	80037be <HAL_GPIO_Init+0x1b2>
        temp &= ~(iocurrent);
 80036c2:	9d01      	ldr	r5, [sp, #4]
 80036c4:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 80036c6:	2780      	movs	r7, #128	@ 0x80
 80036c8:	465d      	mov	r5, fp
 80036ca:	51ee      	str	r6, [r5, r7]
      }
    }

    position++;
 80036cc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ce:	680f      	ldr	r7, [r1, #0]
 80036d0:	3202      	adds	r2, #2
 80036d2:	003e      	movs	r6, r7
 80036d4:	40de      	lsrs	r6, r3
 80036d6:	d076      	beq.n	80037c6 <HAL_GPIO_Init+0x1ba>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036d8:	4646      	mov	r6, r8
 80036da:	409e      	lsls	r6, r3
 80036dc:	003d      	movs	r5, r7
 80036de:	4035      	ands	r5, r6
 80036e0:	46ac      	mov	ip, r5
    if (iocurrent != 0x00u)
 80036e2:	4237      	tst	r7, r6
 80036e4:	d0f2      	beq.n	80036cc <HAL_GPIO_Init+0xc0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036e6:	684f      	ldr	r7, [r1, #4]
 80036e8:	4027      	ands	r7, r4
 80036ea:	3f01      	subs	r7, #1
 80036ec:	2f01      	cmp	r7, #1
 80036ee:	d9a0      	bls.n	8003632 <HAL_GPIO_Init+0x26>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036f0:	684e      	ldr	r6, [r1, #4]
 80036f2:	4026      	ands	r6, r4
 80036f4:	2e03      	cmp	r6, #3
 80036f6:	d022      	beq.n	800373e <HAL_GPIO_Init+0x132>
        temp = GPIOx->PUPDR;
 80036f8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80036fa:	0026      	movs	r6, r4
 80036fc:	4096      	lsls	r6, r2
 80036fe:	43b7      	bics	r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003700:	688e      	ldr	r6, [r1, #8]
 8003702:	4096      	lsls	r6, r2
 8003704:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8003706:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003708:	684e      	ldr	r6, [r1, #4]
 800370a:	4026      	ands	r6, r4
 800370c:	2e02      	cmp	r6, #2
 800370e:	d116      	bne.n	800373e <HAL_GPIO_Init+0x132>
        temp = GPIOx->AFR[position >> 3u];
 8003710:	08de      	lsrs	r6, r3, #3
 8003712:	00b6      	lsls	r6, r6, #2
 8003714:	1985      	adds	r5, r0, r6
 8003716:	9501      	str	r5, [sp, #4]
 8003718:	6a2d      	ldr	r5, [r5, #32]
 800371a:	46aa      	mov	sl, r5
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800371c:	2707      	movs	r7, #7
 800371e:	401f      	ands	r7, r3
 8003720:	00bf      	lsls	r7, r7, #2
 8003722:	250f      	movs	r5, #15
 8003724:	40bd      	lsls	r5, r7
 8003726:	46a9      	mov	r9, r5
 8003728:	4655      	mov	r5, sl
 800372a:	464e      	mov	r6, r9
 800372c:	43b5      	bics	r5, r6
 800372e:	46aa      	mov	sl, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003730:	690d      	ldr	r5, [r1, #16]
 8003732:	40bd      	lsls	r5, r7
 8003734:	002f      	movs	r7, r5
 8003736:	4655      	mov	r5, sl
 8003738:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 800373a:	9d01      	ldr	r5, [sp, #4]
 800373c:	622f      	str	r7, [r5, #32]
      temp = GPIOx->MODER;
 800373e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003740:	0026      	movs	r6, r4
 8003742:	4096      	lsls	r6, r2
 8003744:	43b7      	bics	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003746:	684e      	ldr	r6, [r1, #4]
 8003748:	4026      	ands	r6, r4
 800374a:	4096      	lsls	r6, r2
 800374c:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 800374e:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003750:	684e      	ldr	r6, [r1, #4]
 8003752:	25c0      	movs	r5, #192	@ 0xc0
 8003754:	02ad      	lsls	r5, r5, #10
 8003756:	422e      	tst	r6, r5
 8003758:	d0b8      	beq.n	80036cc <HAL_GPIO_Init+0xc0>
        temp = EXTI->EXTICR[position >> 2u];
 800375a:	089f      	lsrs	r7, r3, #2
 800375c:	00bf      	lsls	r7, r7, #2
 800375e:	4d1d      	ldr	r5, [pc, #116]	@ (80037d4 <HAL_GPIO_Init+0x1c8>)
 8003760:	46a9      	mov	r9, r5
 8003762:	444f      	add	r7, r9
 8003764:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
 8003766:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003768:	0025      	movs	r5, r4
 800376a:	401d      	ands	r5, r3
 800376c:	00ed      	lsls	r5, r5, #3
 800376e:	46aa      	mov	sl, r5
 8003770:	250f      	movs	r5, #15
 8003772:	4656      	mov	r6, sl
 8003774:	40b5      	lsls	r5, r6
 8003776:	9e01      	ldr	r6, [sp, #4]
 8003778:	43ae      	bics	r6, r5
 800377a:	46b1      	mov	r9, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800377c:	25a0      	movs	r5, #160	@ 0xa0
 800377e:	05ed      	lsls	r5, r5, #23
 8003780:	42a8      	cmp	r0, r5
 8003782:	d100      	bne.n	8003786 <HAL_GPIO_Init+0x17a>
 8003784:	e769      	b.n	800365a <HAL_GPIO_Init+0x4e>
 8003786:	4e14      	ldr	r6, [pc, #80]	@ (80037d8 <HAL_GPIO_Init+0x1cc>)
 8003788:	42b0      	cmp	r0, r6
 800378a:	d009      	beq.n	80037a0 <HAL_GPIO_Init+0x194>
 800378c:	4e13      	ldr	r6, [pc, #76]	@ (80037dc <HAL_GPIO_Init+0x1d0>)
 800378e:	42b0      	cmp	r0, r6
 8003790:	d008      	beq.n	80037a4 <HAL_GPIO_Init+0x198>
 8003792:	4d13      	ldr	r5, [pc, #76]	@ (80037e0 <HAL_GPIO_Init+0x1d4>)
 8003794:	1946      	adds	r6, r0, r5
 8003796:	1e75      	subs	r5, r6, #1
 8003798:	41ae      	sbcs	r6, r5
 800379a:	0076      	lsls	r6, r6, #1
 800379c:	3603      	adds	r6, #3
 800379e:	e75d      	b.n	800365c <HAL_GPIO_Init+0x50>
 80037a0:	2601      	movs	r6, #1
 80037a2:	e75b      	b.n	800365c <HAL_GPIO_Init+0x50>
 80037a4:	2602      	movs	r6, #2
 80037a6:	e759      	b.n	800365c <HAL_GPIO_Init+0x50>
          temp |= iocurrent;
 80037a8:	4665      	mov	r5, ip
 80037aa:	4656      	mov	r6, sl
 80037ac:	432e      	orrs	r6, r5
 80037ae:	e769      	b.n	8003684 <HAL_GPIO_Init+0x78>
          temp |= iocurrent;
 80037b0:	4665      	mov	r5, ip
 80037b2:	4656      	mov	r6, sl
 80037b4:	432e      	orrs	r6, r5
 80037b6:	e772      	b.n	800369e <HAL_GPIO_Init+0x92>
          temp |= iocurrent;
 80037b8:	4665      	mov	r5, ip
 80037ba:	432e      	orrs	r6, r5
 80037bc:	e779      	b.n	80036b2 <HAL_GPIO_Init+0xa6>
          temp |= iocurrent;
 80037be:	4665      	mov	r5, ip
 80037c0:	4335      	orrs	r5, r6
 80037c2:	002e      	movs	r6, r5
 80037c4:	e77f      	b.n	80036c6 <HAL_GPIO_Init+0xba>
  }
}
 80037c6:	b003      	add	sp, #12
 80037c8:	bcf0      	pop	{r4, r5, r6, r7}
 80037ca:	46bb      	mov	fp, r7
 80037cc:	46b2      	mov	sl, r6
 80037ce:	46a9      	mov	r9, r5
 80037d0:	46a0      	mov	r8, r4
 80037d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037d4:	40021800 	.word	0x40021800
 80037d8:	50000400 	.word	0x50000400
 80037dc:	50000800 	.word	0x50000800
 80037e0:	affff400 	.word	0xaffff400

080037e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037e4:	b510      	push	{r4, lr}
 80037e6:	0004      	movs	r4, r0
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80037e8:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4218      	tst	r0, r3
 80037ee:	d104      	bne.n	80037fa <HAL_GPIO_EXTI_IRQHandler+0x16>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80037f0:	4b07      	ldr	r3, [pc, #28]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	4223      	tst	r3, r4
 80037f6:	d105      	bne.n	8003804 <HAL_GPIO_EXTI_IRQHandler+0x20>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
  }
}
 80037f8:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80037fa:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037fc:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80037fe:	f7fd fb6d 	bl	8000edc <HAL_GPIO_EXTI_Rising_Callback>
 8003802:	e7f5      	b.n	80037f0 <HAL_GPIO_EXTI_IRQHandler+0xc>
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003804:	4b02      	ldr	r3, [pc, #8]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003806:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003808:	0020      	movs	r0, r4
 800380a:	f7fd fb4f 	bl	8000eac <HAL_GPIO_EXTI_Falling_Callback>
}
 800380e:	e7f3      	b.n	80037f8 <HAL_GPIO_EXTI_IRQHandler+0x14>
 8003810:	40021800 	.word	0x40021800

08003814 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003814:	6802      	ldr	r2, [r0, #0]
 8003816:	6993      	ldr	r3, [r2, #24]
 8003818:	079b      	lsls	r3, r3, #30
 800381a:	d501      	bpl.n	8003820 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 800381c:	2300      	movs	r3, #0
 800381e:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003820:	6803      	ldr	r3, [r0, #0]
 8003822:	699a      	ldr	r2, [r3, #24]
 8003824:	07d2      	lsls	r2, r2, #31
 8003826:	d403      	bmi.n	8003830 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	2101      	movs	r1, #1
 800382c:	430a      	orrs	r2, r1
 800382e:	619a      	str	r2, [r3, #24]
  }
}
 8003830:	4770      	bx	lr
	...

08003834 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003834:	b530      	push	{r4, r5, lr}
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003836:	6800      	ldr	r0, [r0, #0]
 8003838:	6844      	ldr	r4, [r0, #4]
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800383a:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800383c:	9d03      	ldr	r5, [sp, #12]
 800383e:	432b      	orrs	r3, r5
 8003840:	431a      	orrs	r2, r3
 8003842:	0589      	lsls	r1, r1, #22
 8003844:	0d89      	lsrs	r1, r1, #22
 8003846:	430a      	orrs	r2, r1
 8003848:	0052      	lsls	r2, r2, #1
 800384a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800384c:	0d6b      	lsrs	r3, r5, #21
 800384e:	2180      	movs	r1, #128	@ 0x80
 8003850:	00c9      	lsls	r1, r1, #3
 8003852:	400b      	ands	r3, r1
 8003854:	4902      	ldr	r1, [pc, #8]	@ (8003860 <I2C_TransferConfig+0x2c>)
 8003856:	430b      	orrs	r3, r1
 8003858:	439c      	bics	r4, r3
 800385a:	4322      	orrs	r2, r4
 800385c:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800385e:	bd30      	pop	{r4, r5, pc}
 8003860:	03ff63ff 	.word	0x03ff63ff

08003864 <I2C_IsErrorOccurred>:
{
 8003864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003866:	46d6      	mov	lr, sl
 8003868:	464f      	mov	r7, r9
 800386a:	4646      	mov	r6, r8
 800386c:	b5c0      	push	{r6, r7, lr}
 800386e:	0004      	movs	r4, r0
 8003870:	000d      	movs	r5, r1
 8003872:	4690      	mov	r8, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003874:	6801      	ldr	r1, [r0, #0]
 8003876:	698b      	ldr	r3, [r1, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003878:	2210      	movs	r2, #16
 800387a:	0016      	movs	r6, r2
 800387c:	401e      	ands	r6, r3
  HAL_StatusTypeDef status = HAL_OK;
 800387e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003880:	421a      	tst	r2, r3
 8003882:	d044      	beq.n	800390e <I2C_IsErrorOccurred+0xaa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003884:	2310      	movs	r3, #16
 8003886:	61cb      	str	r3, [r1, #28]
  uint32_t error_code = 0;
 8003888:	2300      	movs	r3, #0
 800388a:	4699      	mov	r9, r3
  HAL_StatusTypeDef status = HAL_OK;
 800388c:	2600      	movs	r6, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800388e:	2720      	movs	r7, #32
 8003890:	6821      	ldr	r1, [r4, #0]
 8003892:	698b      	ldr	r3, [r1, #24]
 8003894:	421f      	tst	r7, r3
 8003896:	d131      	bne.n	80038fc <I2C_IsErrorOccurred+0x98>
 8003898:	2e00      	cmp	r6, #0
 800389a:	d133      	bne.n	8003904 <I2C_IsErrorOccurred+0xa0>
      if (Timeout != HAL_MAX_DELAY)
 800389c:	1c6b      	adds	r3, r5, #1
 800389e:	d0f8      	beq.n	8003892 <I2C_IsErrorOccurred+0x2e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038a0:	f7fe feb4 	bl	800260c <HAL_GetTick>
 80038a4:	4643      	mov	r3, r8
 80038a6:	1ac0      	subs	r0, r0, r3
 80038a8:	42a8      	cmp	r0, r5
 80038aa:	d801      	bhi.n	80038b0 <I2C_IsErrorOccurred+0x4c>
 80038ac:	2d00      	cmp	r5, #0
 80038ae:	d1ef      	bne.n	8003890 <I2C_IsErrorOccurred+0x2c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038b0:	6822      	ldr	r2, [r4, #0]
 80038b2:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 80038b4:	2342      	movs	r3, #66	@ 0x42
 80038b6:	5ce3      	ldrb	r3, [r4, r3]
 80038b8:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038ba:	6991      	ldr	r1, [r2, #24]
 80038bc:	0409      	lsls	r1, r1, #16
 80038be:	d503      	bpl.n	80038c8 <I2C_IsErrorOccurred+0x64>
 80038c0:	0440      	lsls	r0, r0, #17
 80038c2:	d401      	bmi.n	80038c8 <I2C_IsErrorOccurred+0x64>
              (tmp1 != I2C_CR2_STOP) && \
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	d110      	bne.n	80038ea <I2C_IsErrorOccurred+0x86>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038c8:	2320      	movs	r3, #32
 80038ca:	469a      	mov	sl, r3
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	4652      	mov	r2, sl
 80038d2:	421a      	tst	r2, r3
 80038d4:	d1dc      	bne.n	8003890 <I2C_IsErrorOccurred+0x2c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038d6:	f7fe fe99 	bl	800260c <HAL_GetTick>
 80038da:	4643      	mov	r3, r8
 80038dc:	1ac0      	subs	r0, r0, r3
 80038de:	2819      	cmp	r0, #25
 80038e0:	d9f4      	bls.n	80038cc <I2C_IsErrorOccurred+0x68>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80038e2:	2320      	movs	r3, #32
 80038e4:	4699      	mov	r9, r3
              status = HAL_ERROR;
 80038e6:	2601      	movs	r6, #1
 80038e8:	e7d2      	b.n	8003890 <I2C_IsErrorOccurred+0x2c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038ea:	6851      	ldr	r1, [r2, #4]
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	01db      	lsls	r3, r3, #7
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 80038f4:	f7fe fe8a 	bl	800260c <HAL_GetTick>
 80038f8:	4680      	mov	r8, r0
 80038fa:	e7e5      	b.n	80038c8 <I2C_IsErrorOccurred+0x64>
    if (status == HAL_OK)
 80038fc:	2e00      	cmp	r6, #0
 80038fe:	d101      	bne.n	8003904 <I2C_IsErrorOccurred+0xa0>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003900:	2320      	movs	r3, #32
 8003902:	61cb      	str	r3, [r1, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8003904:	2604      	movs	r6, #4
 8003906:	464b      	mov	r3, r9
 8003908:	4333      	orrs	r3, r6
 800390a:	001e      	movs	r6, r3
    status = HAL_ERROR;
 800390c:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 800390e:	6822      	ldr	r2, [r4, #0]
 8003910:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003912:	05d9      	lsls	r1, r3, #23
 8003914:	d504      	bpl.n	8003920 <I2C_IsErrorOccurred+0xbc>
    error_code |= HAL_I2C_ERROR_BERR;
 8003916:	2101      	movs	r1, #1
 8003918:	430e      	orrs	r6, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800391a:	31ff      	adds	r1, #255	@ 0xff
 800391c:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800391e:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003920:	055a      	lsls	r2, r3, #21
 8003922:	d526      	bpl.n	8003972 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_OVR;
 8003924:	2208      	movs	r2, #8
 8003926:	4316      	orrs	r6, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003928:	6822      	ldr	r2, [r4, #0]
 800392a:	2180      	movs	r1, #128	@ 0x80
 800392c:	00c9      	lsls	r1, r1, #3
 800392e:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003930:	059b      	lsls	r3, r3, #22
 8003932:	d505      	bpl.n	8003940 <I2C_IsErrorOccurred+0xdc>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003934:	2302      	movs	r3, #2
 8003936:	431e      	orrs	r6, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	2280      	movs	r2, #128	@ 0x80
 800393c:	0092      	lsls	r2, r2, #2
 800393e:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003940:	0020      	movs	r0, r4
 8003942:	f7ff ff67 	bl	8003814 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003946:	6822      	ldr	r2, [r4, #0]
 8003948:	6853      	ldr	r3, [r2, #4]
 800394a:	490c      	ldr	r1, [pc, #48]	@ (800397c <I2C_IsErrorOccurred+0x118>)
 800394c:	400b      	ands	r3, r1
 800394e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8003950:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003952:	4333      	orrs	r3, r6
 8003954:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003956:	2341      	movs	r3, #65	@ 0x41
 8003958:	2220      	movs	r2, #32
 800395a:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800395c:	2300      	movs	r3, #0
 800395e:	3222      	adds	r2, #34	@ 0x22
 8003960:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003962:	3a02      	subs	r2, #2
 8003964:	54a3      	strb	r3, [r4, r2]
 8003966:	2001      	movs	r0, #1
}
 8003968:	bce0      	pop	{r5, r6, r7}
 800396a:	46ba      	mov	sl, r7
 800396c:	46b1      	mov	r9, r6
 800396e:	46a8      	mov	r8, r5
 8003970:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003972:	059b      	lsls	r3, r3, #22
 8003974:	d4de      	bmi.n	8003934 <I2C_IsErrorOccurred+0xd0>
  if (status != HAL_OK)
 8003976:	2800      	cmp	r0, #0
 8003978:	d0f6      	beq.n	8003968 <I2C_IsErrorOccurred+0x104>
 800397a:	e7e1      	b.n	8003940 <I2C_IsErrorOccurred+0xdc>
 800397c:	fe00e800 	.word	0xfe00e800

08003980 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003982:	0004      	movs	r4, r0
 8003984:	000d      	movs	r5, r1
 8003986:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003988:	2702      	movs	r7, #2
 800398a:	6823      	ldr	r3, [r4, #0]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	421f      	tst	r7, r3
 8003990:	d120      	bne.n	80039d4 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003992:	0032      	movs	r2, r6
 8003994:	0029      	movs	r1, r5
 8003996:	0020      	movs	r0, r4
 8003998:	f7ff ff64 	bl	8003864 <I2C_IsErrorOccurred>
 800399c:	2800      	cmp	r0, #0
 800399e:	d11b      	bne.n	80039d8 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 80039a0:	1c6b      	adds	r3, r5, #1
 80039a2:	d0f2      	beq.n	800398a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a4:	f7fe fe32 	bl	800260c <HAL_GetTick>
 80039a8:	1b80      	subs	r0, r0, r6
 80039aa:	42a8      	cmp	r0, r5
 80039ac:	d801      	bhi.n	80039b2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80039ae:	2d00      	cmp	r5, #0
 80039b0:	d1eb      	bne.n	800398a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	079b      	lsls	r3, r3, #30
 80039b8:	d4e7      	bmi.n	800398a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80039bc:	2220      	movs	r2, #32
 80039be:	4313      	orrs	r3, r2
 80039c0:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039c2:	2341      	movs	r3, #65	@ 0x41
 80039c4:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	3222      	adds	r2, #34	@ 0x22
 80039ca:	54a3      	strb	r3, [r4, r2]
          __HAL_UNLOCK(hi2c);
 80039cc:	3a02      	subs	r2, #2
 80039ce:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 80039d0:	2001      	movs	r0, #1
 80039d2:	e000      	b.n	80039d6 <I2C_WaitOnTXISFlagUntilTimeout+0x56>
  return HAL_OK;
 80039d4:	2000      	movs	r0, #0
}
 80039d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80039d8:	2001      	movs	r0, #1
 80039da:	e7fc      	b.n	80039d6 <I2C_WaitOnTXISFlagUntilTimeout+0x56>

080039dc <I2C_WaitOnFlagUntilTimeout>:
{
 80039dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039de:	46d6      	mov	lr, sl
 80039e0:	4647      	mov	r7, r8
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b083      	sub	sp, #12
 80039e6:	0007      	movs	r7, r0
 80039e8:	000d      	movs	r5, r1
 80039ea:	0016      	movs	r6, r2
 80039ec:	4698      	mov	r8, r3
 80039ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80039f0:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039f2:	9201      	str	r2, [sp, #4]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	699c      	ldr	r4, [r3, #24]
 80039f8:	402c      	ands	r4, r5
 80039fa:	1b64      	subs	r4, r4, r5
 80039fc:	4263      	negs	r3, r4
 80039fe:	415c      	adcs	r4, r3
 8003a00:	42b4      	cmp	r4, r6
 8003a02:	d128      	bne.n	8003a56 <I2C_WaitOnFlagUntilTimeout+0x7a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a04:	4652      	mov	r2, sl
 8003a06:	4641      	mov	r1, r8
 8003a08:	0038      	movs	r0, r7
 8003a0a:	f7ff ff2b 	bl	8003864 <I2C_IsErrorOccurred>
 8003a0e:	2800      	cmp	r0, #0
 8003a10:	d127      	bne.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 8003a12:	4643      	mov	r3, r8
 8003a14:	3301      	adds	r3, #1
 8003a16:	d0ed      	beq.n	80039f4 <I2C_WaitOnFlagUntilTimeout+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a18:	f7fe fdf8 	bl	800260c <HAL_GetTick>
 8003a1c:	4653      	mov	r3, sl
 8003a1e:	1ac0      	subs	r0, r0, r3
 8003a20:	4540      	cmp	r0, r8
 8003a22:	d802      	bhi.n	8003a2a <I2C_WaitOnFlagUntilTimeout+0x4e>
 8003a24:	4643      	mov	r3, r8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1e4      	bne.n	80039f4 <I2C_WaitOnFlagUntilTimeout+0x18>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	402b      	ands	r3, r5
 8003a30:	1b5b      	subs	r3, r3, r5
 8003a32:	425a      	negs	r2, r3
 8003a34:	4153      	adcs	r3, r2
 8003a36:	9a01      	ldr	r2, [sp, #4]
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d1db      	bne.n	80039f4 <I2C_WaitOnFlagUntilTimeout+0x18>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a3e:	2220      	movs	r2, #32
 8003a40:	4313      	orrs	r3, r2
 8003a42:	647b      	str	r3, [r7, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a44:	2341      	movs	r3, #65	@ 0x41
 8003a46:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	3222      	adds	r2, #34	@ 0x22
 8003a4c:	54bb      	strb	r3, [r7, r2]
          __HAL_UNLOCK(hi2c);
 8003a4e:	3a02      	subs	r2, #2
 8003a50:	54bb      	strb	r3, [r7, r2]
          return HAL_ERROR;
 8003a52:	2001      	movs	r0, #1
 8003a54:	e000      	b.n	8003a58 <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8003a56:	2000      	movs	r0, #0
}
 8003a58:	b003      	add	sp, #12
 8003a5a:	bcc0      	pop	{r6, r7}
 8003a5c:	46ba      	mov	sl, r7
 8003a5e:	46b0      	mov	r8, r6
 8003a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8003a62:	2001      	movs	r0, #1
 8003a64:	e7f8      	b.n	8003a58 <I2C_WaitOnFlagUntilTimeout+0x7c>

08003a66 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003a66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a68:	46c6      	mov	lr, r8
 8003a6a:	b500      	push	{lr}
 8003a6c:	0005      	movs	r5, r0
 8003a6e:	000e      	movs	r6, r1
 8003a70:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a72:	6803      	ldr	r3, [r0, #0]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	069b      	lsls	r3, r3, #26
 8003a78:	d428      	bmi.n	8003acc <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a7a:	2320      	movs	r3, #32
 8003a7c:	4698      	mov	r8, r3
 8003a7e:	e009      	b.n	8003a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8003a80:	682b      	ldr	r3, [r5, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	4642      	mov	r2, r8
 8003a86:	421a      	tst	r2, r3
 8003a88:	d013      	beq.n	8003ab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a8a:	682b      	ldr	r3, [r5, #0]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	4642      	mov	r2, r8
 8003a90:	421a      	tst	r2, r3
 8003a92:	d11e      	bne.n	8003ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a94:	003a      	movs	r2, r7
 8003a96:	0031      	movs	r1, r6
 8003a98:	0028      	movs	r0, r5
 8003a9a:	f7ff fee3 	bl	8003864 <I2C_IsErrorOccurred>
 8003a9e:	1e04      	subs	r4, r0, #0
 8003aa0:	d116      	bne.n	8003ad0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aa2:	f7fe fdb3 	bl	800260c <HAL_GetTick>
 8003aa6:	1bc0      	subs	r0, r0, r7
 8003aa8:	42b0      	cmp	r0, r6
 8003aaa:	d8e9      	bhi.n	8003a80 <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
 8003aac:	2e00      	cmp	r6, #0
 8003aae:	d1ec      	bne.n	8003a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
 8003ab0:	e7e6      	b.n	8003a80 <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ab2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	2341      	movs	r3, #65	@ 0x41
 8003abc:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	3222      	adds	r2, #34	@ 0x22
 8003ac2:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8003ac4:	3a02      	subs	r2, #2
 8003ac6:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8003ac8:	2401      	movs	r4, #1
 8003aca:	e002      	b.n	8003ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
  return HAL_OK;
 8003acc:	2400      	movs	r4, #0
 8003ace:	e000      	b.n	8003ad2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
      return HAL_ERROR;
 8003ad0:	2401      	movs	r4, #1
}
 8003ad2:	0020      	movs	r0, r4
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	46b8      	mov	r8, r7
 8003ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003adc <HAL_I2C_Init>:
{
 8003adc:	b510      	push	{r4, lr}
 8003ade:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8003ae0:	d060      	beq.n	8003ba4 <HAL_I2C_Init+0xc8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ae2:	2341      	movs	r3, #65	@ 0x41
 8003ae4:	5cc3      	ldrb	r3, [r0, r3]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d048      	beq.n	8003b7c <HAL_I2C_Init+0xa0>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003aea:	2341      	movs	r3, #65	@ 0x41
 8003aec:	2224      	movs	r2, #36	@ 0x24
 8003aee:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8003af0:	6822      	ldr	r2, [r4, #0]
 8003af2:	6813      	ldr	r3, [r2, #0]
 8003af4:	2101      	movs	r1, #1
 8003af6:	438b      	bics	r3, r1
 8003af8:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003afa:	6822      	ldr	r2, [r4, #0]
 8003afc:	6863      	ldr	r3, [r4, #4]
 8003afe:	492a      	ldr	r1, [pc, #168]	@ (8003ba8 <HAL_I2C_Init+0xcc>)
 8003b00:	400b      	ands	r3, r1
 8003b02:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b04:	6822      	ldr	r2, [r4, #0]
 8003b06:	6893      	ldr	r3, [r2, #8]
 8003b08:	4928      	ldr	r1, [pc, #160]	@ (8003bac <HAL_I2C_Init+0xd0>)
 8003b0a:	400b      	ands	r3, r1
 8003b0c:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b0e:	68e3      	ldr	r3, [r4, #12]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d039      	beq.n	8003b88 <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b14:	6822      	ldr	r2, [r4, #0]
 8003b16:	68a1      	ldr	r1, [r4, #8]
 8003b18:	2384      	movs	r3, #132	@ 0x84
 8003b1a:	021b      	lsls	r3, r3, #8
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b20:	68e3      	ldr	r3, [r4, #12]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d037      	beq.n	8003b96 <HAL_I2C_Init+0xba>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b26:	6822      	ldr	r2, [r4, #0]
 8003b28:	6853      	ldr	r3, [r2, #4]
 8003b2a:	4921      	ldr	r1, [pc, #132]	@ (8003bb0 <HAL_I2C_Init+0xd4>)
 8003b2c:	400b      	ands	r3, r1
 8003b2e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b30:	6822      	ldr	r2, [r4, #0]
 8003b32:	6851      	ldr	r1, [r2, #4]
 8003b34:	4b1f      	ldr	r3, [pc, #124]	@ (8003bb4 <HAL_I2C_Init+0xd8>)
 8003b36:	430b      	orrs	r3, r1
 8003b38:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b3a:	6822      	ldr	r2, [r4, #0]
 8003b3c:	68d3      	ldr	r3, [r2, #12]
 8003b3e:	491b      	ldr	r1, [pc, #108]	@ (8003bac <HAL_I2C_Init+0xd0>)
 8003b40:	400b      	ands	r3, r1
 8003b42:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b44:	6821      	ldr	r1, [r4, #0]
 8003b46:	6923      	ldr	r3, [r4, #16]
 8003b48:	6962      	ldr	r2, [r4, #20]
 8003b4a:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b4c:	69a2      	ldr	r2, [r4, #24]
 8003b4e:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b54:	6822      	ldr	r2, [r4, #0]
 8003b56:	69e3      	ldr	r3, [r4, #28]
 8003b58:	6a21      	ldr	r1, [r4, #32]
 8003b5a:	430b      	orrs	r3, r1
 8003b5c:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003b5e:	6822      	ldr	r2, [r4, #0]
 8003b60:	6813      	ldr	r3, [r2, #0]
 8003b62:	2101      	movs	r1, #1
 8003b64:	430b      	orrs	r3, r1
 8003b66:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b6c:	2241      	movs	r2, #65	@ 0x41
 8003b6e:	311f      	adds	r1, #31
 8003b70:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b72:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b74:	3201      	adds	r2, #1
 8003b76:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003b78:	2000      	movs	r0, #0
}
 8003b7a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8003b7c:	3340      	adds	r3, #64	@ 0x40
 8003b7e:	2200      	movs	r2, #0
 8003b80:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8003b82:	f7fe fbbb 	bl	80022fc <HAL_I2C_MspInit>
 8003b86:	e7b0      	b.n	8003aea <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b88:	6822      	ldr	r2, [r4, #0]
 8003b8a:	68a1      	ldr	r1, [r4, #8]
 8003b8c:	2380      	movs	r3, #128	@ 0x80
 8003b8e:	021b      	lsls	r3, r3, #8
 8003b90:	430b      	orrs	r3, r1
 8003b92:	6093      	str	r3, [r2, #8]
 8003b94:	e7c4      	b.n	8003b20 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b96:	6822      	ldr	r2, [r4, #0]
 8003b98:	6851      	ldr	r1, [r2, #4]
 8003b9a:	2380      	movs	r3, #128	@ 0x80
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	430b      	orrs	r3, r1
 8003ba0:	6053      	str	r3, [r2, #4]
 8003ba2:	e7c5      	b.n	8003b30 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8003ba4:	2001      	movs	r0, #1
 8003ba6:	e7e8      	b.n	8003b7a <HAL_I2C_Init+0x9e>
 8003ba8:	f0ffffff 	.word	0xf0ffffff
 8003bac:	ffff7fff 	.word	0xffff7fff
 8003bb0:	fffff7ff 	.word	0xfffff7ff
 8003bb4:	02008000 	.word	0x02008000

08003bb8 <HAL_I2C_Mem_Write>:
{
 8003bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	0004      	movs	r4, r0
 8003bbe:	9103      	str	r1, [sp, #12]
 8003bc0:	9205      	str	r2, [sp, #20]
 8003bc2:	9304      	str	r3, [sp, #16]
 8003bc4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003bc6:	cb20      	ldmia	r3!, {r5}
 8003bc8:	881e      	ldrh	r6, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bca:	2341      	movs	r3, #65	@ 0x41
 8003bcc:	5cc3      	ldrb	r3, [r0, r3]
 8003bce:	2b20      	cmp	r3, #32
 8003bd0:	d000      	beq.n	8003bd4 <HAL_I2C_Mem_Write+0x1c>
 8003bd2:	e0d8      	b.n	8003d86 <HAL_I2C_Mem_Write+0x1ce>
    if ((pData == NULL) || (Size == 0U))
 8003bd4:	2d00      	cmp	r5, #0
 8003bd6:	d054      	beq.n	8003c82 <HAL_I2C_Mem_Write+0xca>
 8003bd8:	2e00      	cmp	r6, #0
 8003bda:	d052      	beq.n	8003c82 <HAL_I2C_Mem_Write+0xca>
    __HAL_LOCK(hi2c);
 8003bdc:	2340      	movs	r3, #64	@ 0x40
 8003bde:	5cc3      	ldrb	r3, [r0, r3]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d100      	bne.n	8003be6 <HAL_I2C_Mem_Write+0x2e>
 8003be4:	e0d2      	b.n	8003d8c <HAL_I2C_Mem_Write+0x1d4>
 8003be6:	2340      	movs	r3, #64	@ 0x40
 8003be8:	2201      	movs	r2, #1
 8003bea:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8003bec:	f7fe fd0e 	bl	800260c <HAL_GetTick>
 8003bf0:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003bf2:	2180      	movs	r1, #128	@ 0x80
 8003bf4:	9000      	str	r0, [sp, #0]
 8003bf6:	2319      	movs	r3, #25
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	0209      	lsls	r1, r1, #8
 8003bfc:	0020      	movs	r0, r4
 8003bfe:	f7ff feed 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003c02:	0003      	movs	r3, r0
      return HAL_ERROR;
 8003c04:	2001      	movs	r0, #1
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d000      	beq.n	8003c0c <HAL_I2C_Mem_Write+0x54>
 8003c0a:	e0bd      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c0c:	3341      	adds	r3, #65	@ 0x41
 8003c0e:	2221      	movs	r2, #33	@ 0x21
 8003c10:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c12:	3301      	adds	r3, #1
 8003c14:	321f      	adds	r2, #31
 8003c16:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003c1c:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c1e:	8566      	strh	r6, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c20:	6363      	str	r3, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c22:	3380      	adds	r3, #128	@ 0x80
 8003c24:	9d04      	ldr	r5, [sp, #16]
 8003c26:	b2ea      	uxtb	r2, r5
 8003c28:	495c      	ldr	r1, [pc, #368]	@ (8003d9c <HAL_I2C_Mem_Write+0x1e4>)
 8003c2a:	9100      	str	r1, [sp, #0]
 8003c2c:	045b      	lsls	r3, r3, #17
 8003c2e:	9903      	ldr	r1, [sp, #12]
 8003c30:	0020      	movs	r0, r4
 8003c32:	f7ff fdff 	bl	8003834 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c36:	003a      	movs	r2, r7
 8003c38:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003c3a:	0020      	movs	r0, r4
 8003c3c:	f7ff fea0 	bl	8003980 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d132      	bne.n	8003caa <HAL_I2C_Mem_Write+0xf2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c44:	2d01      	cmp	r5, #1
 8003c46:	d121      	bne.n	8003c8c <HAL_I2C_Mem_Write+0xd4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c48:	6823      	ldr	r3, [r4, #0]
 8003c4a:	466a      	mov	r2, sp
 8003c4c:	7d16      	ldrb	r6, [r2, #20]
 8003c4e:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003c50:	9700      	str	r7, [sp, #0]
 8003c52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003c54:	2200      	movs	r2, #0
 8003c56:	2180      	movs	r1, #128	@ 0x80
 8003c58:	0020      	movs	r0, r4
 8003c5a:	f7ff febf 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	d123      	bne.n	8003caa <HAL_I2C_Mem_Write+0xf2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c62:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2bff      	cmp	r3, #255	@ 0xff
 8003c68:	d924      	bls.n	8003cb4 <HAL_I2C_Mem_Write+0xfc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c6a:	23ff      	movs	r3, #255	@ 0xff
 8003c6c:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003c6e:	3b7f      	subs	r3, #127	@ 0x7f
 8003c70:	2200      	movs	r2, #0
 8003c72:	9200      	str	r2, [sp, #0]
 8003c74:	045b      	lsls	r3, r3, #17
 8003c76:	32ff      	adds	r2, #255	@ 0xff
 8003c78:	9903      	ldr	r1, [sp, #12]
 8003c7a:	0020      	movs	r0, r4
 8003c7c:	f7ff fdda 	bl	8003834 <I2C_TransferConfig>
 8003c80:	e035      	b.n	8003cee <HAL_I2C_Mem_Write+0x136>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c82:	2380      	movs	r3, #128	@ 0x80
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8003c88:	2001      	movs	r0, #1
 8003c8a:	e07d      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c8c:	6823      	ldr	r3, [r4, #0]
 8003c8e:	9d05      	ldr	r5, [sp, #20]
 8003c90:	0a2a      	lsrs	r2, r5, #8
 8003c92:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c94:	003a      	movs	r2, r7
 8003c96:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003c98:	0020      	movs	r0, r4
 8003c9a:	f7ff fe71 	bl	8003980 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c9e:	2800      	cmp	r0, #0
 8003ca0:	d103      	bne.n	8003caa <HAL_I2C_Mem_Write+0xf2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ca2:	6823      	ldr	r3, [r4, #0]
 8003ca4:	b2ee      	uxtb	r6, r5
 8003ca6:	629e      	str	r6, [r3, #40]	@ 0x28
 8003ca8:	e7d2      	b.n	8003c50 <HAL_I2C_Mem_Write+0x98>
      __HAL_UNLOCK(hi2c);
 8003caa:	2340      	movs	r3, #64	@ 0x40
 8003cac:	2200      	movs	r2, #0
 8003cae:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 8003cb0:	2001      	movs	r0, #1
 8003cb2:	e069      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
      hi2c->XferSize = hi2c->XferCount;
 8003cb4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003cb6:	b292      	uxth	r2, r2
 8003cb8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cba:	2380      	movs	r3, #128	@ 0x80
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	9100      	str	r1, [sp, #0]
 8003cc2:	049b      	lsls	r3, r3, #18
 8003cc4:	9903      	ldr	r1, [sp, #12]
 8003cc6:	0020      	movs	r0, r4
 8003cc8:	f7ff fdb4 	bl	8003834 <I2C_TransferConfig>
 8003ccc:	e00f      	b.n	8003cee <HAL_I2C_Mem_Write+0x136>
          hi2c->XferSize = hi2c->XferCount;
 8003cce:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003cd0:	b292      	uxth	r2, r2
 8003cd2:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cd4:	2380      	movs	r3, #128	@ 0x80
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	2100      	movs	r1, #0
 8003cda:	9100      	str	r1, [sp, #0]
 8003cdc:	049b      	lsls	r3, r3, #18
 8003cde:	9903      	ldr	r1, [sp, #12]
 8003ce0:	0020      	movs	r0, r4
 8003ce2:	f7ff fda7 	bl	8003834 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003ce6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d034      	beq.n	8003d58 <HAL_I2C_Mem_Write+0x1a0>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cee:	003a      	movs	r2, r7
 8003cf0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003cf2:	0020      	movs	r0, r4
 8003cf4:	f7ff fe44 	bl	8003980 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	d149      	bne.n	8003d90 <HAL_I2C_Mem_Write+0x1d8>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003d00:	7812      	ldrb	r2, [r2, #0]
 8003d02:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003d04:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003d06:	3301      	adds	r3, #1
 8003d08:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003d0a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d12:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d1a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003d1c:	b292      	uxth	r2, r2
 8003d1e:	2a00      	cmp	r2, #0
 8003d20:	d0e1      	beq.n	8003ce6 <HAL_I2C_Mem_Write+0x12e>
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1df      	bne.n	8003ce6 <HAL_I2C_Mem_Write+0x12e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d26:	9700      	str	r7, [sp, #0]
 8003d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2180      	movs	r1, #128	@ 0x80
 8003d2e:	0020      	movs	r0, r4
 8003d30:	f7ff fe54 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003d34:	2800      	cmp	r0, #0
 8003d36:	d12d      	bne.n	8003d94 <HAL_I2C_Mem_Write+0x1dc>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d38:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2bff      	cmp	r3, #255	@ 0xff
 8003d3e:	d9c6      	bls.n	8003cce <HAL_I2C_Mem_Write+0x116>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d40:	23ff      	movs	r3, #255	@ 0xff
 8003d42:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d44:	3b7f      	subs	r3, #127	@ 0x7f
 8003d46:	2200      	movs	r2, #0
 8003d48:	9200      	str	r2, [sp, #0]
 8003d4a:	045b      	lsls	r3, r3, #17
 8003d4c:	32ff      	adds	r2, #255	@ 0xff
 8003d4e:	9903      	ldr	r1, [sp, #12]
 8003d50:	0020      	movs	r0, r4
 8003d52:	f7ff fd6f 	bl	8003834 <I2C_TransferConfig>
 8003d56:	e7c6      	b.n	8003ce6 <HAL_I2C_Mem_Write+0x12e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d58:	003a      	movs	r2, r7
 8003d5a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003d5c:	0020      	movs	r0, r4
 8003d5e:	f7ff fe82 	bl	8003a66 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	d118      	bne.n	8003d98 <HAL_I2C_Mem_Write+0x1e0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d66:	6823      	ldr	r3, [r4, #0]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003d6c:	6821      	ldr	r1, [r4, #0]
 8003d6e:	684b      	ldr	r3, [r1, #4]
 8003d70:	4d0b      	ldr	r5, [pc, #44]	@ (8003da0 <HAL_I2C_Mem_Write+0x1e8>)
 8003d72:	402b      	ands	r3, r5
 8003d74:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d76:	2341      	movs	r3, #65	@ 0x41
 8003d78:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	3222      	adds	r2, #34	@ 0x22
 8003d7e:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003d80:	3a02      	subs	r2, #2
 8003d82:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8003d84:	e000      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
    return HAL_BUSY;
 8003d86:	2002      	movs	r0, #2
}
 8003d88:	b007      	add	sp, #28
 8003d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003d8c:	2002      	movs	r0, #2
 8003d8e:	e7fb      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
        return HAL_ERROR;
 8003d90:	2001      	movs	r0, #1
 8003d92:	e7f9      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
          return HAL_ERROR;
 8003d94:	2001      	movs	r0, #1
 8003d96:	e7f7      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
      return HAL_ERROR;
 8003d98:	2001      	movs	r0, #1
 8003d9a:	e7f5      	b.n	8003d88 <HAL_I2C_Mem_Write+0x1d0>
 8003d9c:	80002000 	.word	0x80002000
 8003da0:	fe00e800 	.word	0xfe00e800

08003da4 <HAL_I2C_IsDeviceReady>:
{
 8003da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003da6:	46de      	mov	lr, fp
 8003da8:	464f      	mov	r7, r9
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b087      	sub	sp, #28
 8003dae:	0005      	movs	r5, r0
 8003db0:	9103      	str	r1, [sp, #12]
 8003db2:	9202      	str	r2, [sp, #8]
 8003db4:	001c      	movs	r4, r3
  __IO uint32_t I2C_Trials = 0UL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dba:	3341      	adds	r3, #65	@ 0x41
 8003dbc:	5cc3      	ldrb	r3, [r0, r3]
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	d000      	beq.n	8003dc4 <HAL_I2C_IsDeviceReady+0x20>
 8003dc2:	e089      	b.n	8003ed8 <HAL_I2C_IsDeviceReady+0x134>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003dc4:	6803      	ldr	r3, [r0, #0]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	041b      	lsls	r3, r3, #16
 8003dca:	d500      	bpl.n	8003dce <HAL_I2C_IsDeviceReady+0x2a>
 8003dcc:	e086      	b.n	8003edc <HAL_I2C_IsDeviceReady+0x138>
    __HAL_LOCK(hi2c);
 8003dce:	2340      	movs	r3, #64	@ 0x40
 8003dd0:	5cc3      	ldrb	r3, [r0, r3]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d100      	bne.n	8003dd8 <HAL_I2C_IsDeviceReady+0x34>
 8003dd6:	e083      	b.n	8003ee0 <HAL_I2C_IsDeviceReady+0x13c>
 8003dd8:	2340      	movs	r3, #64	@ 0x40
 8003dda:	2201      	movs	r2, #1
 8003ddc:	54c2      	strb	r2, [r0, r3]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dde:	3301      	adds	r3, #1
 8003de0:	3223      	adds	r2, #35	@ 0x23
 8003de2:	54c2      	strb	r2, [r0, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003de4:	2300      	movs	r3, #0
 8003de6:	6443      	str	r3, [r0, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003de8:	058b      	lsls	r3, r1, #22
 8003dea:	0d9b      	lsrs	r3, r3, #22
 8003dec:	469b      	mov	fp, r3
 8003dee:	68eb      	ldr	r3, [r5, #12]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d014      	beq.n	8003e1e <HAL_I2C_IsDeviceReady+0x7a>
 8003df4:	4b3d      	ldr	r3, [pc, #244]	@ (8003eec <HAL_I2C_IsDeviceReady+0x148>)
 8003df6:	465a      	mov	r2, fp
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	682a      	ldr	r2, [r5, #0]
 8003dfc:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8003dfe:	f7fe fc05 	bl	800260c <HAL_GetTick>
 8003e02:	0007      	movs	r7, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e04:	682b      	ldr	r3, [r5, #0]
 8003e06:	699a      	ldr	r2, [r3, #24]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e08:	6999      	ldr	r1, [r3, #24]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e0a:	2320      	movs	r3, #32
 8003e0c:	4013      	ands	r3, r2
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e0e:	2210      	movs	r2, #16
 8003e10:	400a      	ands	r2, r1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003e12:	4313      	orrs	r3, r2
 8003e14:	d129      	bne.n	8003e6a <HAL_I2C_IsDeviceReady+0xc6>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e16:	3320      	adds	r3, #32
 8003e18:	4699      	mov	r9, r3
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e1a:	2610      	movs	r6, #16
 8003e1c:	e00d      	b.n	8003e3a <HAL_I2C_IsDeviceReady+0x96>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003e1e:	9b03      	ldr	r3, [sp, #12]
 8003e20:	059a      	lsls	r2, r3, #22
 8003e22:	0d92      	lsrs	r2, r2, #22
 8003e24:	4b32      	ldr	r3, [pc, #200]	@ (8003ef0 <HAL_I2C_IsDeviceReady+0x14c>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	e7e7      	b.n	8003dfa <HAL_I2C_IsDeviceReady+0x56>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e2a:	682a      	ldr	r2, [r5, #0]
 8003e2c:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e2e:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e30:	4649      	mov	r1, r9
 8003e32:	400b      	ands	r3, r1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e34:	4032      	ands	r2, r6
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003e36:	4313      	orrs	r3, r2
 8003e38:	d117      	bne.n	8003e6a <HAL_I2C_IsDeviceReady+0xc6>
        if (Timeout != HAL_MAX_DELAY)
 8003e3a:	1c63      	adds	r3, r4, #1
 8003e3c:	d0f5      	beq.n	8003e2a <HAL_I2C_IsDeviceReady+0x86>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e3e:	f7fe fbe5 	bl	800260c <HAL_GetTick>
 8003e42:	1bc0      	subs	r0, r0, r7
 8003e44:	42a0      	cmp	r0, r4
 8003e46:	d801      	bhi.n	8003e4c <HAL_I2C_IsDeviceReady+0xa8>
 8003e48:	2c00      	cmp	r4, #0
 8003e4a:	d1ee      	bne.n	8003e2a <HAL_I2C_IsDeviceReady+0x86>
            hi2c->State = HAL_I2C_STATE_READY;
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	2341      	movs	r3, #65	@ 0x41
 8003e50:	54ea      	strb	r2, [r5, r3]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e52:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003e54:	4313      	orrs	r3, r2
 8003e56:	646b      	str	r3, [r5, #68]	@ 0x44
            __HAL_UNLOCK(hi2c);
 8003e58:	2340      	movs	r3, #64	@ 0x40
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	54ea      	strb	r2, [r5, r3]
            return HAL_ERROR;
 8003e5e:	2001      	movs	r0, #1
}
 8003e60:	b007      	add	sp, #28
 8003e62:	bcc0      	pop	{r6, r7}
 8003e64:	46bb      	mov	fp, r7
 8003e66:	46b1      	mov	r9, r6
 8003e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003e6a:	682b      	ldr	r3, [r5, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	06db      	lsls	r3, r3, #27
 8003e70:	d520      	bpl.n	8003eb4 <HAL_I2C_IsDeviceReady+0x110>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003e72:	9700      	str	r7, [sp, #0]
 8003e74:	0023      	movs	r3, r4
 8003e76:	2200      	movs	r2, #0
 8003e78:	2120      	movs	r1, #32
 8003e7a:	0028      	movs	r0, r5
 8003e7c:	f7ff fdae 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003e80:	2800      	cmp	r0, #0
 8003e82:	d131      	bne.n	8003ee8 <HAL_I2C_IsDeviceReady+0x144>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e84:	682b      	ldr	r3, [r5, #0]
 8003e86:	2210      	movs	r2, #16
 8003e88:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e8a:	682b      	ldr	r3, [r5, #0]
 8003e8c:	3210      	adds	r2, #16
 8003e8e:	61da      	str	r2, [r3, #28]
      I2C_Trials++;
 8003e90:	9b05      	ldr	r3, [sp, #20]
 8003e92:	3301      	adds	r3, #1
 8003e94:	9305      	str	r3, [sp, #20]
    } while (I2C_Trials < Trials);
 8003e96:	9b05      	ldr	r3, [sp, #20]
 8003e98:	9a02      	ldr	r2, [sp, #8]
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d3a7      	bcc.n	8003dee <HAL_I2C_IsDeviceReady+0x4a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	2341      	movs	r3, #65	@ 0x41
 8003ea2:	54ea      	strb	r2, [r5, r3]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ea4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 8003eaa:	2340      	movs	r3, #64	@ 0x40
 8003eac:	2200      	movs	r2, #0
 8003eae:	54ea      	strb	r2, [r5, r3]
    return HAL_ERROR;
 8003eb0:	3001      	adds	r0, #1
 8003eb2:	e7d5      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003eb4:	9700      	str	r7, [sp, #0]
 8003eb6:	0023      	movs	r3, r4
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2120      	movs	r1, #32
 8003ebc:	0028      	movs	r0, r5
 8003ebe:	f7ff fd8d 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	d10e      	bne.n	8003ee4 <HAL_I2C_IsDeviceReady+0x140>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ec6:	682a      	ldr	r2, [r5, #0]
 8003ec8:	2320      	movs	r3, #32
 8003eca:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8003ecc:	2241      	movs	r2, #65	@ 0x41
 8003ece:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8003ed0:	3320      	adds	r3, #32
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	54ea      	strb	r2, [r5, r3]
        return HAL_OK;
 8003ed6:	e7c3      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
    return HAL_BUSY;
 8003ed8:	2002      	movs	r0, #2
 8003eda:	e7c1      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
      return HAL_BUSY;
 8003edc:	2002      	movs	r0, #2
 8003ede:	e7bf      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
    __HAL_LOCK(hi2c);
 8003ee0:	2002      	movs	r0, #2
 8003ee2:	e7bd      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
          return HAL_ERROR;
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	e7bb      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
          return HAL_ERROR;
 8003ee8:	2001      	movs	r0, #1
 8003eea:	e7b9      	b.n	8003e60 <HAL_I2C_IsDeviceReady+0xbc>
 8003eec:	02002800 	.word	0x02002800
 8003ef0:	02002000 	.word	0x02002000

08003ef4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef6:	2341      	movs	r3, #65	@ 0x41
 8003ef8:	5cc3      	ldrb	r3, [r0, r3]
 8003efa:	2b20      	cmp	r3, #32
 8003efc:	d120      	bne.n	8003f40 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efe:	3320      	adds	r3, #32
 8003f00:	5cc3      	ldrb	r3, [r0, r3]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d01e      	beq.n	8003f44 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003f06:	2440      	movs	r4, #64	@ 0x40
 8003f08:	2201      	movs	r2, #1
 8003f0a:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f0c:	2541      	movs	r5, #65	@ 0x41
 8003f0e:	2324      	movs	r3, #36	@ 0x24
 8003f10:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f12:	6806      	ldr	r6, [r0, #0]
 8003f14:	6833      	ldr	r3, [r6, #0]
 8003f16:	4393      	bics	r3, r2
 8003f18:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f1a:	6806      	ldr	r6, [r0, #0]
 8003f1c:	6833      	ldr	r3, [r6, #0]
 8003f1e:	4f0a      	ldr	r7, [pc, #40]	@ (8003f48 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8003f20:	403b      	ands	r3, r7
 8003f22:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f24:	6806      	ldr	r6, [r0, #0]
 8003f26:	6833      	ldr	r3, [r6, #0]
 8003f28:	430b      	orrs	r3, r1
 8003f2a:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f2c:	6801      	ldr	r1, [r0, #0]
 8003f2e:	680b      	ldr	r3, [r1, #0]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f34:	2320      	movs	r3, #32
 8003f36:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003f3c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003f40:	2002      	movs	r0, #2
 8003f42:	e7fc      	b.n	8003f3e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8003f44:	2002      	movs	r0, #2
 8003f46:	e7fa      	b.n	8003f3e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8003f48:	ffffefff 	.word	0xffffefff

08003f4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f4c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f4e:	2341      	movs	r3, #65	@ 0x41
 8003f50:	5cc3      	ldrb	r3, [r0, r3]
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d11e      	bne.n	8003f94 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f56:	3320      	adds	r3, #32
 8003f58:	5cc3      	ldrb	r3, [r0, r3]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d01c      	beq.n	8003f98 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8003f5e:	2440      	movs	r4, #64	@ 0x40
 8003f60:	2201      	movs	r2, #1
 8003f62:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f64:	2541      	movs	r5, #65	@ 0x41
 8003f66:	2324      	movs	r3, #36	@ 0x24
 8003f68:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f6a:	6806      	ldr	r6, [r0, #0]
 8003f6c:	6833      	ldr	r3, [r6, #0]
 8003f6e:	4393      	bics	r3, r2
 8003f70:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f72:	6806      	ldr	r6, [r0, #0]
 8003f74:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f76:	4f09      	ldr	r7, [pc, #36]	@ (8003f9c <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8003f78:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f7a:	0209      	lsls	r1, r1, #8
 8003f7c:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f7e:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f80:	6801      	ldr	r1, [r0, #0]
 8003f82:	680b      	ldr	r3, [r1, #0]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f88:	2320      	movs	r3, #32
 8003f8a:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003f90:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003f94:	2002      	movs	r0, #2
 8003f96:	e7fc      	b.n	8003f92 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8003f98:	2002      	movs	r0, #2
 8003f9a:	e7fa      	b.n	8003f92 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8003f9c:	fffff0ff 	.word	0xfffff0ff

08003fa0 <HAL_PWR_EnableBkUpAccess>:
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fa0:	4a03      	ldr	r2, [pc, #12]	@ (8003fb0 <HAL_PWR_EnableBkUpAccess+0x10>)
 8003fa2:	6811      	ldr	r1, [r2, #0]
 8003fa4:	2380      	movs	r3, #128	@ 0x80
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	6013      	str	r3, [r2, #0]
}
 8003fac:	4770      	bx	lr
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	40007000 	.word	0x40007000

08003fb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003fb4:	b510      	push	{r4, lr}
 8003fb6:	0002      	movs	r2, r0
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003fb8:	4913      	ldr	r1, [pc, #76]	@ (8004008 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8003fba:	680b      	ldr	r3, [r1, #0]
 8003fbc:	4813      	ldr	r0, [pc, #76]	@ (800400c <HAL_PWREx_ControlVoltageScaling+0x58>)
 8003fbe:	4003      	ands	r3, r0
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fc4:	2380      	movs	r3, #128	@ 0x80
 8003fc6:	009b      	lsls	r3, r3, #2
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003fc8:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d000      	beq.n	8003fd0 <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8003fce:	bd10      	pop	{r4, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004010 <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	0058      	lsls	r0, r3, #1
 8003fd6:	18c0      	adds	r0, r0, r3
 8003fd8:	0040      	lsls	r0, r0, #1
 8003fda:	490e      	ldr	r1, [pc, #56]	@ (8004014 <HAL_PWREx_ControlVoltageScaling+0x60>)
 8003fdc:	f7fc f89a 	bl	8000114 <__udivsi3>
 8003fe0:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fe2:	4b09      	ldr	r3, [pc, #36]	@ (8004008 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	055b      	lsls	r3, r3, #21
 8003fe8:	d50a      	bpl.n	8004000 <HAL_PWREx_ControlVoltageScaling+0x4c>
 8003fea:	4907      	ldr	r1, [pc, #28]	@ (8004008 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8003fec:	2280      	movs	r2, #128	@ 0x80
 8003fee:	00d2      	lsls	r2, r2, #3
        wait_loop_index--;
 8003ff0:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ff2:	694b      	ldr	r3, [r1, #20]
 8003ff4:	4213      	tst	r3, r2
 8003ff6:	d005      	beq.n	8004004 <HAL_PWREx_ControlVoltageScaling+0x50>
      if (wait_loop_index != 0U)
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	d1f9      	bne.n	8003ff0 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 8003ffc:	2003      	movs	r0, #3
 8003ffe:	e7e6      	b.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x1a>
  return HAL_OK;
 8004000:	2000      	movs	r0, #0
 8004002:	e7e4      	b.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x1a>
 8004004:	2000      	movs	r0, #0
 8004006:	e7e2      	b.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x1a>
 8004008:	40007000 	.word	0x40007000
 800400c:	fffff9ff 	.word	0xfffff9ff
 8004010:	20000018 	.word	0x20000018
 8004014:	000f4240 	.word	0x000f4240

08004018 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800401a:	46ce      	mov	lr, r9
 800401c:	4647      	mov	r7, r8
 800401e:	b580      	push	{r7, lr}
 8004020:	b083      	sub	sp, #12
 8004022:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004024:	d100      	bne.n	8004028 <HAL_RCC_OscConfig+0x10>
 8004026:	e23e      	b.n	80044a6 <HAL_RCC_OscConfig+0x48e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004028:	6803      	ldr	r3, [r0, #0]
 800402a:	07db      	lsls	r3, r3, #31
 800402c:	d538      	bpl.n	80040a0 <HAL_RCC_OscConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800402e:	4ac7      	ldr	r2, [pc, #796]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004030:	6891      	ldr	r1, [r2, #8]
 8004032:	2338      	movs	r3, #56	@ 0x38
 8004034:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004036:	68d2      	ldr	r2, [r2, #12]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004038:	2b10      	cmp	r3, #16
 800403a:	d026      	beq.n	800408a <HAL_RCC_OscConfig+0x72>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800403c:	2b08      	cmp	r3, #8
 800403e:	d027      	beq.n	8004090 <HAL_RCC_OscConfig+0x78>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004040:	6863      	ldr	r3, [r4, #4]
 8004042:	2280      	movs	r2, #128	@ 0x80
 8004044:	0252      	lsls	r2, r2, #9
 8004046:	4293      	cmp	r3, r2
 8004048:	d07a      	beq.n	8004140 <HAL_RCC_OscConfig+0x128>
 800404a:	22a0      	movs	r2, #160	@ 0xa0
 800404c:	02d2      	lsls	r2, r2, #11
 800404e:	4293      	cmp	r3, r2
 8004050:	d07d      	beq.n	800414e <HAL_RCC_OscConfig+0x136>
 8004052:	4bbe      	ldr	r3, [pc, #760]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	49be      	ldr	r1, [pc, #760]	@ (8004350 <HAL_RCC_OscConfig+0x338>)
 8004058:	400a      	ands	r2, r1
 800405a:	601a      	str	r2, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	49bd      	ldr	r1, [pc, #756]	@ (8004354 <HAL_RCC_OscConfig+0x33c>)
 8004060:	400a      	ands	r2, r1
 8004062:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004064:	6863      	ldr	r3, [r4, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d07d      	beq.n	8004166 <HAL_RCC_OscConfig+0x14e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406a:	f7fe facf 	bl	800260c <HAL_GetTick>
 800406e:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004070:	4fb6      	ldr	r7, [pc, #728]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004072:	2680      	movs	r6, #128	@ 0x80
 8004074:	02b6      	lsls	r6, r6, #10
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	4233      	tst	r3, r6
 800407a:	d111      	bne.n	80040a0 <HAL_RCC_OscConfig+0x88>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800407c:	f7fe fac6 	bl	800260c <HAL_GetTick>
 8004080:	1b40      	subs	r0, r0, r5
 8004082:	2864      	cmp	r0, #100	@ 0x64
 8004084:	d9f7      	bls.n	8004076 <HAL_RCC_OscConfig+0x5e>
          {
            return HAL_TIMEOUT;
 8004086:	2003      	movs	r0, #3
 8004088:	e20e      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800408a:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800408c:	0792      	lsls	r2, r2, #30
 800408e:	d1d7      	bne.n	8004040 <HAL_RCC_OscConfig+0x28>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004090:	4bae      	ldr	r3, [pc, #696]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	039b      	lsls	r3, r3, #14
 8004096:	d503      	bpl.n	80040a0 <HAL_RCC_OscConfig+0x88>
 8004098:	6863      	ldr	r3, [r4, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d100      	bne.n	80040a0 <HAL_RCC_OscConfig+0x88>
 800409e:	e208      	b.n	80044b2 <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	079b      	lsls	r3, r3, #30
 80040a4:	d52a      	bpl.n	80040fc <HAL_RCC_OscConfig+0xe4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040a6:	4aa9      	ldr	r2, [pc, #676]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80040a8:	6891      	ldr	r1, [r2, #8]
 80040aa:	2338      	movs	r3, #56	@ 0x38
 80040ac:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040ae:	68d2      	ldr	r2, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d068      	beq.n	8004186 <HAL_RCC_OscConfig+0x16e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d16b      	bne.n	8004190 <HAL_RCC_OscConfig+0x178>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040b8:	4ba4      	ldr	r3, [pc, #656]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	055b      	lsls	r3, r3, #21
 80040be:	d500      	bpl.n	80040c2 <HAL_RCC_OscConfig+0xaa>
 80040c0:	e21a      	b.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c2:	49a2      	ldr	r1, [pc, #648]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80040c4:	684a      	ldr	r2, [r1, #4]
 80040c6:	6963      	ldr	r3, [r4, #20]
 80040c8:	021b      	lsls	r3, r3, #8
 80040ca:	48a3      	ldr	r0, [pc, #652]	@ (8004358 <HAL_RCC_OscConfig+0x340>)
 80040cc:	4002      	ands	r2, r0
 80040ce:	4313      	orrs	r3, r2
 80040d0:	604b      	str	r3, [r1, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80040d2:	4a9e      	ldr	r2, [pc, #632]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80040d4:	6813      	ldr	r3, [r2, #0]
 80040d6:	49a1      	ldr	r1, [pc, #644]	@ (800435c <HAL_RCC_OscConfig+0x344>)
 80040d8:	400b      	ands	r3, r1
 80040da:	6921      	ldr	r1, [r4, #16]
 80040dc:	430b      	orrs	r3, r1
 80040de:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80040e0:	6813      	ldr	r3, [r2, #0]
 80040e2:	499f      	ldr	r1, [pc, #636]	@ (8004360 <HAL_RCC_OscConfig+0x348>)
 80040e4:	049b      	lsls	r3, r3, #18
 80040e6:	0f5b      	lsrs	r3, r3, #29
 80040e8:	4a9e      	ldr	r2, [pc, #632]	@ (8004364 <HAL_RCC_OscConfig+0x34c>)
 80040ea:	40da      	lsrs	r2, r3
 80040ec:	600a      	str	r2, [r1, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80040ee:	4b9e      	ldr	r3, [pc, #632]	@ (8004368 <HAL_RCC_OscConfig+0x350>)
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	f7fe fa43 	bl	800257c <HAL_InitTick>
 80040f6:	2800      	cmp	r0, #0
 80040f8:	d000      	beq.n	80040fc <HAL_RCC_OscConfig+0xe4>
 80040fa:	e1dc      	b.n	80044b6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040fc:	6823      	ldr	r3, [r4, #0]
 80040fe:	071b      	lsls	r3, r3, #28
 8004100:	d400      	bmi.n	8004104 <HAL_RCC_OscConfig+0xec>
 8004102:	e08b      	b.n	800421c <HAL_RCC_OscConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004104:	4b91      	ldr	r3, [pc, #580]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	2338      	movs	r3, #56	@ 0x38
 800410a:	4013      	ands	r3, r2
 800410c:	2b18      	cmp	r3, #24
 800410e:	d07d      	beq.n	800420c <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004110:	69a3      	ldr	r3, [r4, #24]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d100      	bne.n	8004118 <HAL_RCC_OscConfig+0x100>
 8004116:	e0c4      	b.n	80042a2 <HAL_RCC_OscConfig+0x28a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004118:	4a8c      	ldr	r2, [pc, #560]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800411a:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800411c:	2101      	movs	r1, #1
 800411e:	430b      	orrs	r3, r1
 8004120:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004122:	f7fe fa73 	bl	800260c <HAL_GetTick>
 8004126:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004128:	4f88      	ldr	r7, [pc, #544]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800412a:	2602      	movs	r6, #2
 800412c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800412e:	421e      	tst	r6, r3
 8004130:	d174      	bne.n	800421c <HAL_RCC_OscConfig+0x204>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004132:	f7fe fa6b 	bl	800260c <HAL_GetTick>
 8004136:	1b40      	subs	r0, r0, r5
 8004138:	2802      	cmp	r0, #2
 800413a:	d9f7      	bls.n	800412c <HAL_RCC_OscConfig+0x114>
          {
            return HAL_TIMEOUT;
 800413c:	2003      	movs	r0, #3
 800413e:	e1b3      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004140:	4a82      	ldr	r2, [pc, #520]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004142:	6811      	ldr	r1, [r2, #0]
 8004144:	2380      	movs	r3, #128	@ 0x80
 8004146:	025b      	lsls	r3, r3, #9
 8004148:	430b      	orrs	r3, r1
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	e78a      	b.n	8004064 <HAL_RCC_OscConfig+0x4c>
 800414e:	4b7f      	ldr	r3, [pc, #508]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004150:	6819      	ldr	r1, [r3, #0]
 8004152:	2280      	movs	r2, #128	@ 0x80
 8004154:	02d2      	lsls	r2, r2, #11
 8004156:	430a      	orrs	r2, r1
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	6819      	ldr	r1, [r3, #0]
 800415c:	2280      	movs	r2, #128	@ 0x80
 800415e:	0252      	lsls	r2, r2, #9
 8004160:	430a      	orrs	r2, r1
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	e77e      	b.n	8004064 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8004166:	f7fe fa51 	bl	800260c <HAL_GetTick>
 800416a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800416c:	4f77      	ldr	r7, [pc, #476]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800416e:	2680      	movs	r6, #128	@ 0x80
 8004170:	02b6      	lsls	r6, r6, #10
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	4233      	tst	r3, r6
 8004176:	d093      	beq.n	80040a0 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004178:	f7fe fa48 	bl	800260c <HAL_GetTick>
 800417c:	1b40      	subs	r0, r0, r5
 800417e:	2864      	cmp	r0, #100	@ 0x64
 8004180:	d9f7      	bls.n	8004172 <HAL_RCC_OscConfig+0x15a>
            return HAL_TIMEOUT;
 8004182:	2003      	movs	r0, #3
 8004184:	e190      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004186:	3b0d      	subs	r3, #13
 8004188:	4013      	ands	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800418a:	2b02      	cmp	r3, #2
 800418c:	d100      	bne.n	8004190 <HAL_RCC_OscConfig+0x178>
 800418e:	e1a3      	b.n	80044d8 <HAL_RCC_OscConfig+0x4c0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004190:	68e3      	ldr	r3, [r4, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d024      	beq.n	80041e0 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004196:	4a6d      	ldr	r2, [pc, #436]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004198:	6813      	ldr	r3, [r2, #0]
 800419a:	4970      	ldr	r1, [pc, #448]	@ (800435c <HAL_RCC_OscConfig+0x344>)
 800419c:	400b      	ands	r3, r1
 800419e:	6921      	ldr	r1, [r4, #16]
 80041a0:	430b      	orrs	r3, r1
 80041a2:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 80041a4:	6811      	ldr	r1, [r2, #0]
 80041a6:	2380      	movs	r3, #128	@ 0x80
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	430b      	orrs	r3, r1
 80041ac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80041ae:	f7fe fa2d 	bl	800260c <HAL_GetTick>
 80041b2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041b4:	4f65      	ldr	r7, [pc, #404]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80041b6:	2680      	movs	r6, #128	@ 0x80
 80041b8:	00f6      	lsls	r6, r6, #3
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	4233      	tst	r3, r6
 80041be:	d106      	bne.n	80041ce <HAL_RCC_OscConfig+0x1b6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c0:	f7fe fa24 	bl	800260c <HAL_GetTick>
 80041c4:	1b40      	subs	r0, r0, r5
 80041c6:	2802      	cmp	r0, #2
 80041c8:	d9f7      	bls.n	80041ba <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
 80041ca:	2003      	movs	r0, #3
 80041cc:	e16c      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ce:	495f      	ldr	r1, [pc, #380]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80041d0:	684a      	ldr	r2, [r1, #4]
 80041d2:	6963      	ldr	r3, [r4, #20]
 80041d4:	021b      	lsls	r3, r3, #8
 80041d6:	4860      	ldr	r0, [pc, #384]	@ (8004358 <HAL_RCC_OscConfig+0x340>)
 80041d8:	4002      	ands	r2, r0
 80041da:	4313      	orrs	r3, r2
 80041dc:	604b      	str	r3, [r1, #4]
 80041de:	e78d      	b.n	80040fc <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_DISABLE();
 80041e0:	4a5a      	ldr	r2, [pc, #360]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80041e2:	6813      	ldr	r3, [r2, #0]
 80041e4:	4961      	ldr	r1, [pc, #388]	@ (800436c <HAL_RCC_OscConfig+0x354>)
 80041e6:	400b      	ands	r3, r1
 80041e8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80041ea:	f7fe fa0f 	bl	800260c <HAL_GetTick>
 80041ee:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041f0:	4f56      	ldr	r7, [pc, #344]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80041f2:	2680      	movs	r6, #128	@ 0x80
 80041f4:	00f6      	lsls	r6, r6, #3
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	4233      	tst	r3, r6
 80041fa:	d100      	bne.n	80041fe <HAL_RCC_OscConfig+0x1e6>
 80041fc:	e77e      	b.n	80040fc <HAL_RCC_OscConfig+0xe4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fe:	f7fe fa05 	bl	800260c <HAL_GetTick>
 8004202:	1b40      	subs	r0, r0, r5
 8004204:	2802      	cmp	r0, #2
 8004206:	d9f6      	bls.n	80041f6 <HAL_RCC_OscConfig+0x1de>
            return HAL_TIMEOUT;
 8004208:	2003      	movs	r0, #3
 800420a:	e14d      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800420c:	4b4f      	ldr	r3, [pc, #316]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800420e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004210:	079b      	lsls	r3, r3, #30
 8004212:	d503      	bpl.n	800421c <HAL_RCC_OscConfig+0x204>
 8004214:	69a3      	ldr	r3, [r4, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d100      	bne.n	800421c <HAL_RCC_OscConfig+0x204>
 800421a:	e14e      	b.n	80044ba <HAL_RCC_OscConfig+0x4a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800421c:	6823      	ldr	r3, [r4, #0]
 800421e:	075b      	lsls	r3, r3, #29
 8004220:	d400      	bmi.n	8004224 <HAL_RCC_OscConfig+0x20c>
 8004222:	e0ac      	b.n	800437e <HAL_RCC_OscConfig+0x366>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004224:	4b49      	ldr	r3, [pc, #292]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	2338      	movs	r3, #56	@ 0x38
 800422a:	4013      	ands	r3, r2
 800422c:	2b20      	cmp	r3, #32
 800422e:	d04c      	beq.n	80042ca <HAL_RCC_OscConfig+0x2b2>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004230:	4b46      	ldr	r3, [pc, #280]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8004234:	2200      	movs	r2, #0
 8004236:	4691      	mov	r9, r2
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	d40b      	bmi.n	8004254 <HAL_RCC_OscConfig+0x23c>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800423c:	4b43      	ldr	r3, [pc, #268]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800423e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004240:	2180      	movs	r1, #128	@ 0x80
 8004242:	0549      	lsls	r1, r1, #21
 8004244:	430a      	orrs	r2, r1
 8004246:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424a:	400b      	ands	r3, r1
 800424c:	9301      	str	r3, [sp, #4]
 800424e:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8004250:	2301      	movs	r3, #1
 8004252:	4699      	mov	r9, r3
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004254:	4b46      	ldr	r3, [pc, #280]	@ (8004370 <HAL_RCC_OscConfig+0x358>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	05db      	lsls	r3, r3, #23
 800425a:	d53f      	bpl.n	80042dc <HAL_RCC_OscConfig+0x2c4>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800425c:	68a3      	ldr	r3, [r4, #8]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d052      	beq.n	8004308 <HAL_RCC_OscConfig+0x2f0>
 8004262:	2b05      	cmp	r3, #5
 8004264:	d056      	beq.n	8004314 <HAL_RCC_OscConfig+0x2fc>
 8004266:	4b39      	ldr	r3, [pc, #228]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004268:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800426a:	2101      	movs	r1, #1
 800426c:	438a      	bics	r2, r1
 800426e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004270:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004272:	3103      	adds	r1, #3
 8004274:	438a      	bics	r2, r1
 8004276:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004278:	68a3      	ldr	r3, [r4, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d054      	beq.n	8004328 <HAL_RCC_OscConfig+0x310>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427e:	f7fe f9c5 	bl	800260c <HAL_GetTick>
 8004282:	0006      	movs	r6, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004284:	4b31      	ldr	r3, [pc, #196]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004286:	4698      	mov	r8, r3
 8004288:	2702      	movs	r7, #2
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800428a:	4d3a      	ldr	r5, [pc, #232]	@ (8004374 <HAL_RCC_OscConfig+0x35c>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800428c:	4643      	mov	r3, r8
 800428e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004290:	421f      	tst	r7, r3
 8004292:	d171      	bne.n	8004378 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004294:	f7fe f9ba 	bl	800260c <HAL_GetTick>
 8004298:	1b80      	subs	r0, r0, r6
 800429a:	42a8      	cmp	r0, r5
 800429c:	d9f6      	bls.n	800428c <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 800429e:	2003      	movs	r0, #3
 80042a0:	e102      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_LSI_DISABLE();
 80042a2:	4a2a      	ldr	r2, [pc, #168]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80042a4:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80042a6:	2101      	movs	r1, #1
 80042a8:	438b      	bics	r3, r1
 80042aa:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80042ac:	f7fe f9ae 	bl	800260c <HAL_GetTick>
 80042b0:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042b2:	4f26      	ldr	r7, [pc, #152]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80042b4:	2602      	movs	r6, #2
 80042b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042b8:	421e      	tst	r6, r3
 80042ba:	d0af      	beq.n	800421c <HAL_RCC_OscConfig+0x204>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042bc:	f7fe f9a6 	bl	800260c <HAL_GetTick>
 80042c0:	1b40      	subs	r0, r0, r5
 80042c2:	2802      	cmp	r0, #2
 80042c4:	d9f7      	bls.n	80042b6 <HAL_RCC_OscConfig+0x29e>
            return HAL_TIMEOUT;
 80042c6:	2003      	movs	r0, #3
 80042c8:	e0ee      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80042ca:	4b20      	ldr	r3, [pc, #128]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 80042cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ce:	079b      	lsls	r3, r3, #30
 80042d0:	d555      	bpl.n	800437e <HAL_RCC_OscConfig+0x366>
 80042d2:	68a3      	ldr	r3, [r4, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d152      	bne.n	800437e <HAL_RCC_OscConfig+0x366>
        return HAL_ERROR;
 80042d8:	2001      	movs	r0, #1
 80042da:	e0e5      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042dc:	4a24      	ldr	r2, [pc, #144]	@ (8004370 <HAL_RCC_OscConfig+0x358>)
 80042de:	6811      	ldr	r1, [r2, #0]
 80042e0:	2380      	movs	r3, #128	@ 0x80
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80042e8:	f7fe f990 	bl	800260c <HAL_GetTick>
 80042ec:	0006      	movs	r6, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ee:	4d20      	ldr	r5, [pc, #128]	@ (8004370 <HAL_RCC_OscConfig+0x358>)
 80042f0:	2780      	movs	r7, #128	@ 0x80
 80042f2:	007f      	lsls	r7, r7, #1
 80042f4:	682b      	ldr	r3, [r5, #0]
 80042f6:	423b      	tst	r3, r7
 80042f8:	d1b0      	bne.n	800425c <HAL_RCC_OscConfig+0x244>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042fa:	f7fe f987 	bl	800260c <HAL_GetTick>
 80042fe:	1b80      	subs	r0, r0, r6
 8004300:	2802      	cmp	r0, #2
 8004302:	d9f7      	bls.n	80042f4 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8004304:	2003      	movs	r0, #3
 8004306:	e0cf      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004308:	4a10      	ldr	r2, [pc, #64]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 800430a:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 800430c:	2101      	movs	r1, #1
 800430e:	430b      	orrs	r3, r1
 8004310:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004312:	e7b1      	b.n	8004278 <HAL_RCC_OscConfig+0x260>
 8004314:	4b0d      	ldr	r3, [pc, #52]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004318:	2104      	movs	r1, #4
 800431a:	430a      	orrs	r2, r1
 800431c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800431e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004320:	3903      	subs	r1, #3
 8004322:	430a      	orrs	r2, r1
 8004324:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004326:	e7a7      	b.n	8004278 <HAL_RCC_OscConfig+0x260>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004328:	f7fe f970 	bl	800260c <HAL_GetTick>
 800432c:	0006      	movs	r6, r0

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800432e:	4b07      	ldr	r3, [pc, #28]	@ (800434c <HAL_RCC_OscConfig+0x334>)
 8004330:	4698      	mov	r8, r3
 8004332:	2702      	movs	r7, #2
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004334:	4d0f      	ldr	r5, [pc, #60]	@ (8004374 <HAL_RCC_OscConfig+0x35c>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004336:	4643      	mov	r3, r8
 8004338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433a:	421f      	tst	r7, r3
 800433c:	d01c      	beq.n	8004378 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433e:	f7fe f965 	bl	800260c <HAL_GetTick>
 8004342:	1b80      	subs	r0, r0, r6
 8004344:	42a8      	cmp	r0, r5
 8004346:	d9f6      	bls.n	8004336 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8004348:	2003      	movs	r0, #3
 800434a:	e0ad      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
 800434c:	40021000 	.word	0x40021000
 8004350:	fffeffff 	.word	0xfffeffff
 8004354:	fffbffff 	.word	0xfffbffff
 8004358:	ffff80ff 	.word	0xffff80ff
 800435c:	ffffc7ff 	.word	0xffffc7ff
 8004360:	20000018 	.word	0x20000018
 8004364:	00f42400 	.word	0x00f42400
 8004368:	20000020 	.word	0x20000020
 800436c:	fffffeff 	.word	0xfffffeff
 8004370:	40007000 	.word	0x40007000
 8004374:	00001388 	.word	0x00001388
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004378:	464b      	mov	r3, r9
 800437a:	2b01      	cmp	r3, #1
 800437c:	d021      	beq.n	80043c2 <HAL_RCC_OscConfig+0x3aa>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800437e:	69e3      	ldr	r3, [r4, #28]
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004380:	2000      	movs	r0, #0
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004382:	2b00      	cmp	r3, #0
 8004384:	d100      	bne.n	8004388 <HAL_RCC_OscConfig+0x370>
 8004386:	e08f      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004388:	4a62      	ldr	r2, [pc, #392]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 800438a:	6891      	ldr	r1, [r2, #8]
 800438c:	2238      	movs	r2, #56	@ 0x38
 800438e:	400a      	ands	r2, r1
 8004390:	2a10      	cmp	r2, #16
 8004392:	d064      	beq.n	800445e <HAL_RCC_OscConfig+0x446>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004394:	2b02      	cmp	r3, #2
 8004396:	d01a      	beq.n	80043ce <HAL_RCC_OscConfig+0x3b6>
        __HAL_RCC_PLL_DISABLE();
 8004398:	4a5e      	ldr	r2, [pc, #376]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 800439a:	6813      	ldr	r3, [r2, #0]
 800439c:	495e      	ldr	r1, [pc, #376]	@ (8004518 <HAL_RCC_OscConfig+0x500>)
 800439e:	400b      	ands	r3, r1
 80043a0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80043a2:	f7fe f933 	bl	800260c <HAL_GetTick>
 80043a6:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043a8:	4e5a      	ldr	r6, [pc, #360]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80043aa:	2580      	movs	r5, #128	@ 0x80
 80043ac:	04ad      	lsls	r5, r5, #18
 80043ae:	6833      	ldr	r3, [r6, #0]
 80043b0:	422b      	tst	r3, r5
 80043b2:	d04d      	beq.n	8004450 <HAL_RCC_OscConfig+0x438>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b4:	f7fe f92a 	bl	800260c <HAL_GetTick>
 80043b8:	1b00      	subs	r0, r0, r4
 80043ba:	2802      	cmp	r0, #2
 80043bc:	d9f7      	bls.n	80043ae <HAL_RCC_OscConfig+0x396>
            return HAL_TIMEOUT;
 80043be:	2003      	movs	r0, #3
 80043c0:	e072      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PWR_CLK_DISABLE();
 80043c2:	4a54      	ldr	r2, [pc, #336]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80043c4:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80043c6:	4955      	ldr	r1, [pc, #340]	@ (800451c <HAL_RCC_OscConfig+0x504>)
 80043c8:	400b      	ands	r3, r1
 80043ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80043cc:	e7d7      	b.n	800437e <HAL_RCC_OscConfig+0x366>
        __HAL_RCC_PLL_DISABLE();
 80043ce:	4a51      	ldr	r2, [pc, #324]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80043d0:	6813      	ldr	r3, [r2, #0]
 80043d2:	4951      	ldr	r1, [pc, #324]	@ (8004518 <HAL_RCC_OscConfig+0x500>)
 80043d4:	400b      	ands	r3, r1
 80043d6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80043d8:	f7fe f918 	bl	800260c <HAL_GetTick>
 80043dc:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043de:	4f4d      	ldr	r7, [pc, #308]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80043e0:	2680      	movs	r6, #128	@ 0x80
 80043e2:	04b6      	lsls	r6, r6, #18
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	4233      	tst	r3, r6
 80043e8:	d006      	beq.n	80043f8 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ea:	f7fe f90f 	bl	800260c <HAL_GetTick>
 80043ee:	1b40      	subs	r0, r0, r5
 80043f0:	2802      	cmp	r0, #2
 80043f2:	d9f7      	bls.n	80043e4 <HAL_RCC_OscConfig+0x3cc>
            return HAL_TIMEOUT;
 80043f4:	2003      	movs	r0, #3
 80043f6:	e057      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043f8:	4a46      	ldr	r2, [pc, #280]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80043fa:	68d1      	ldr	r1, [r2, #12]
 80043fc:	6a23      	ldr	r3, [r4, #32]
 80043fe:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004400:	4303      	orrs	r3, r0
 8004402:	4847      	ldr	r0, [pc, #284]	@ (8004520 <HAL_RCC_OscConfig+0x508>)
 8004404:	4001      	ands	r1, r0
 8004406:	430b      	orrs	r3, r1
 8004408:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800440a:	430b      	orrs	r3, r1
 800440c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800440e:	430b      	orrs	r3, r1
 8004410:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004412:	0209      	lsls	r1, r1, #8
 8004414:	430b      	orrs	r3, r1
 8004416:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8004418:	6811      	ldr	r1, [r2, #0]
 800441a:	2380      	movs	r3, #128	@ 0x80
 800441c:	045b      	lsls	r3, r3, #17
 800441e:	430b      	orrs	r3, r1
 8004420:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004422:	68d1      	ldr	r1, [r2, #12]
 8004424:	2380      	movs	r3, #128	@ 0x80
 8004426:	055b      	lsls	r3, r3, #21
 8004428:	430b      	orrs	r3, r1
 800442a:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800442c:	f7fe f8ee 	bl	800260c <HAL_GetTick>
 8004430:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004432:	4e38      	ldr	r6, [pc, #224]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004434:	2580      	movs	r5, #128	@ 0x80
 8004436:	04ad      	lsls	r5, r5, #18
 8004438:	6833      	ldr	r3, [r6, #0]
 800443a:	422b      	tst	r3, r5
 800443c:	d106      	bne.n	800444c <HAL_RCC_OscConfig+0x434>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443e:	f7fe f8e5 	bl	800260c <HAL_GetTick>
 8004442:	1b00      	subs	r0, r0, r4
 8004444:	2802      	cmp	r0, #2
 8004446:	d9f7      	bls.n	8004438 <HAL_RCC_OscConfig+0x420>
            return HAL_TIMEOUT;
 8004448:	2003      	movs	r0, #3
 800444a:	e02d      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
  return HAL_OK;
 800444c:	2000      	movs	r0, #0
 800444e:	e02b      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004450:	4a30      	ldr	r2, [pc, #192]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004452:	68d3      	ldr	r3, [r2, #12]
 8004454:	4933      	ldr	r1, [pc, #204]	@ (8004524 <HAL_RCC_OscConfig+0x50c>)
 8004456:	400b      	ands	r3, r1
 8004458:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800445a:	2000      	movs	r0, #0
 800445c:	e024      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800445e:	2b01      	cmp	r3, #1
 8004460:	d02d      	beq.n	80044be <HAL_RCC_OscConfig+0x4a6>
        temp_pllckcfg = RCC->PLLCFGR;
 8004462:	4b2c      	ldr	r3, [pc, #176]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004464:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004466:	2303      	movs	r3, #3
 8004468:	4013      	ands	r3, r2
 800446a:	6a21      	ldr	r1, [r4, #32]
          return HAL_ERROR;
 800446c:	2001      	movs	r0, #1
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800446e:	428b      	cmp	r3, r1
 8004470:	d11a      	bne.n	80044a8 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004472:	2370      	movs	r3, #112	@ 0x70
 8004474:	4013      	ands	r3, r2
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004476:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004478:	428b      	cmp	r3, r1
 800447a:	d115      	bne.n	80044a8 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800447c:	21fe      	movs	r1, #254	@ 0xfe
 800447e:	01c9      	lsls	r1, r1, #7
 8004480:	4011      	ands	r1, r2
 8004482:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004484:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004486:	4299      	cmp	r1, r3
 8004488:	d10e      	bne.n	80044a8 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800448a:	23f8      	movs	r3, #248	@ 0xf8
 800448c:	039b      	lsls	r3, r3, #14
 800448e:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004490:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004492:	428b      	cmp	r3, r1
 8004494:	d108      	bne.n	80044a8 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004496:	0f53      	lsrs	r3, r2, #29
 8004498:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800449a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	1e5a      	subs	r2, r3, #1
 80044a0:	4193      	sbcs	r3, r2
 80044a2:	b2d8      	uxtb	r0, r3
 80044a4:	e000      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
    return HAL_ERROR;
 80044a6:	2001      	movs	r0, #1
}
 80044a8:	b003      	add	sp, #12
 80044aa:	bcc0      	pop	{r6, r7}
 80044ac:	46b9      	mov	r9, r7
 80044ae:	46b0      	mov	r8, r6
 80044b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 80044b2:	2001      	movs	r0, #1
 80044b4:	e7f8      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
          return HAL_ERROR;
 80044b6:	2001      	movs	r0, #1
 80044b8:	e7f6      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        return HAL_ERROR;
 80044ba:	2001      	movs	r0, #1
 80044bc:	e7f4      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        return HAL_ERROR;
 80044be:	2001      	movs	r0, #1
 80044c0:	e7f2      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        return HAL_ERROR;
 80044c2:	2001      	movs	r0, #1
 80044c4:	e7f0      	b.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c6:	4913      	ldr	r1, [pc, #76]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80044c8:	684a      	ldr	r2, [r1, #4]
 80044ca:	6963      	ldr	r3, [r4, #20]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	4816      	ldr	r0, [pc, #88]	@ (8004528 <HAL_RCC_OscConfig+0x510>)
 80044d0:	4002      	ands	r2, r0
 80044d2:	4313      	orrs	r3, r2
 80044d4:	604b      	str	r3, [r1, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044d6:	e60a      	b.n	80040ee <HAL_RCC_OscConfig+0xd6>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	055b      	lsls	r3, r3, #21
 80044de:	d5f2      	bpl.n	80044c6 <HAL_RCC_OscConfig+0x4ae>
 80044e0:	68e3      	ldr	r3, [r4, #12]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0ed      	beq.n	80044c2 <HAL_RCC_OscConfig+0x4aa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e6:	490b      	ldr	r1, [pc, #44]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80044e8:	684a      	ldr	r2, [r1, #4]
 80044ea:	6963      	ldr	r3, [r4, #20]
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	480e      	ldr	r0, [pc, #56]	@ (8004528 <HAL_RCC_OscConfig+0x510>)
 80044f0:	4002      	ands	r2, r0
 80044f2:	4313      	orrs	r3, r2
 80044f4:	604b      	str	r3, [r1, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044f6:	e5fa      	b.n	80040ee <HAL_RCC_OscConfig+0xd6>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044f8:	68e3      	ldr	r3, [r4, #12]
        return HAL_ERROR;
 80044fa:	2001      	movs	r0, #1
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0d3      	beq.n	80044a8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004500:	4904      	ldr	r1, [pc, #16]	@ (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004502:	684a      	ldr	r2, [r1, #4]
 8004504:	6963      	ldr	r3, [r4, #20]
 8004506:	021b      	lsls	r3, r3, #8
 8004508:	4807      	ldr	r0, [pc, #28]	@ (8004528 <HAL_RCC_OscConfig+0x510>)
 800450a:	4002      	ands	r2, r0
 800450c:	4313      	orrs	r3, r2
 800450e:	604b      	str	r3, [r1, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004510:	e5df      	b.n	80040d2 <HAL_RCC_OscConfig+0xba>
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	40021000 	.word	0x40021000
 8004518:	feffffff 	.word	0xfeffffff
 800451c:	efffffff 	.word	0xefffffff
 8004520:	1fc1808c 	.word	0x1fc1808c
 8004524:	effefffc 	.word	0xeffefffc
 8004528:	ffff80ff 	.word	0xffff80ff

0800452c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800452c:	b510      	push	{r4, lr}
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800452e:	4b29      	ldr	r3, [pc, #164]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2238      	movs	r2, #56	@ 0x38
 8004534:	421a      	tst	r2, r3
 8004536:	d106      	bne.n	8004546 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004538:	4b26      	ldr	r3, [pc, #152]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	049b      	lsls	r3, r3, #18
 800453e:	0f5b      	lsrs	r3, r3, #29

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004540:	4825      	ldr	r0, [pc, #148]	@ (80045d8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004542:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8004544:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004546:	4b23      	ldr	r3, [pc, #140]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	2338      	movs	r3, #56	@ 0x38
 800454c:	4013      	ands	r3, r2
 800454e:	2b08      	cmp	r3, #8
 8004550:	d03a      	beq.n	80045c8 <HAL_RCC_GetSysClockFreq+0x9c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004552:	4b20      	ldr	r3, [pc, #128]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	2338      	movs	r3, #56	@ 0x38
 8004558:	4013      	ands	r3, r2
 800455a:	2b10      	cmp	r3, #16
 800455c:	d014      	beq.n	8004588 <HAL_RCC_GetSysClockFreq+0x5c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800455e:	4b1d      	ldr	r3, [pc, #116]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	2338      	movs	r3, #56	@ 0x38
 8004564:	4013      	ands	r3, r2
 8004566:	2b20      	cmp	r3, #32
 8004568:	d030      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0xa0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800456a:	4b1a      	ldr	r3, [pc, #104]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2038      	movs	r0, #56	@ 0x38
 8004570:	4018      	ands	r0, r3
    sysclockfreq = LSI_VALUE;
 8004572:	3818      	subs	r0, #24
 8004574:	1e43      	subs	r3, r0, #1
 8004576:	4198      	sbcs	r0, r3
 8004578:	4240      	negs	r0, r0
 800457a:	4b18      	ldr	r3, [pc, #96]	@ (80045dc <HAL_RCC_GetSysClockFreq+0xb0>)
 800457c:	4018      	ands	r0, r3
 800457e:	23fa      	movs	r3, #250	@ 0xfa
 8004580:	01db      	lsls	r3, r3, #7
 8004582:	469c      	mov	ip, r3
 8004584:	4460      	add	r0, ip
 8004586:	e7dd      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004588:	4a12      	ldr	r2, [pc, #72]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800458a:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800458c:	68d1      	ldr	r1, [r2, #12]
 800458e:	0649      	lsls	r1, r1, #25
 8004590:	0f49      	lsrs	r1, r1, #29
 8004592:	3101      	adds	r1, #1
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004594:	43db      	mvns	r3, r3
    switch (pllsource)
 8004596:	079b      	lsls	r3, r3, #30
 8004598:	d00e      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0x8c>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800459a:	4b0e      	ldr	r3, [pc, #56]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800459c:	68dc      	ldr	r4, [r3, #12]
 800459e:	0464      	lsls	r4, r4, #17
 80045a0:	0e64      	lsrs	r4, r4, #25
 80045a2:	480d      	ldr	r0, [pc, #52]	@ (80045d8 <HAL_RCC_GetSysClockFreq+0xac>)
 80045a4:	f7fb fdb6 	bl	8000114 <__udivsi3>
 80045a8:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80045aa:	4b0a      	ldr	r3, [pc, #40]	@ (80045d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 80045ac:	68d9      	ldr	r1, [r3, #12]
 80045ae:	0f49      	lsrs	r1, r1, #29
 80045b0:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80045b2:	f7fb fdaf 	bl	8000114 <__udivsi3>
 80045b6:	e7c5      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045b8:	68d4      	ldr	r4, [r2, #12]
 80045ba:	0464      	lsls	r4, r4, #17
 80045bc:	0e64      	lsrs	r4, r4, #25
 80045be:	4808      	ldr	r0, [pc, #32]	@ (80045e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80045c0:	f7fb fda8 	bl	8000114 <__udivsi3>
 80045c4:	4360      	muls	r0, r4
        break;
 80045c6:	e7f0      	b.n	80045aa <HAL_RCC_GetSysClockFreq+0x7e>
    sysclockfreq = HSE_VALUE;
 80045c8:	4805      	ldr	r0, [pc, #20]	@ (80045e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80045ca:	e7bb      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 80045cc:	2080      	movs	r0, #128	@ 0x80
 80045ce:	0200      	lsls	r0, r0, #8
 80045d0:	e7b8      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x18>
 80045d2:	46c0      	nop			@ (mov r8, r8)
 80045d4:	40021000 	.word	0x40021000
 80045d8:	00f42400 	.word	0x00f42400
 80045dc:	ffff8300 	.word	0xffff8300
 80045e0:	007a1200 	.word	0x007a1200

080045e4 <HAL_RCC_ClockConfig>:
{
 80045e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045e6:	46ce      	mov	lr, r9
 80045e8:	4647      	mov	r7, r8
 80045ea:	b580      	push	{r7, lr}
 80045ec:	0004      	movs	r4, r0
 80045ee:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d100      	bne.n	80045f6 <HAL_RCC_ClockConfig+0x12>
 80045f4:	e0b6      	b.n	8004764 <HAL_RCC_ClockConfig+0x180>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045f6:	4b5d      	ldr	r3, [pc, #372]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	2307      	movs	r3, #7
 80045fc:	4013      	ands	r3, r2
 80045fe:	428b      	cmp	r3, r1
 8004600:	d321      	bcc.n	8004646 <HAL_RCC_ClockConfig+0x62>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	079a      	lsls	r2, r3, #30
 8004606:	d50e      	bpl.n	8004626 <HAL_RCC_ClockConfig+0x42>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004608:	075b      	lsls	r3, r3, #29
 800460a:	d505      	bpl.n	8004618 <HAL_RCC_ClockConfig+0x34>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800460c:	4a58      	ldr	r2, [pc, #352]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 800460e:	6891      	ldr	r1, [r2, #8]
 8004610:	23e0      	movs	r3, #224	@ 0xe0
 8004612:	01db      	lsls	r3, r3, #7
 8004614:	430b      	orrs	r3, r1
 8004616:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004618:	4a55      	ldr	r2, [pc, #340]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 800461a:	6893      	ldr	r3, [r2, #8]
 800461c:	4955      	ldr	r1, [pc, #340]	@ (8004774 <HAL_RCC_ClockConfig+0x190>)
 800461e:	400b      	ands	r3, r1
 8004620:	68a1      	ldr	r1, [r4, #8]
 8004622:	430b      	orrs	r3, r1
 8004624:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	07db      	lsls	r3, r3, #31
 800462a:	d55b      	bpl.n	80046e4 <HAL_RCC_ClockConfig+0x100>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462c:	6863      	ldr	r3, [r4, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d023      	beq.n	800467a <HAL_RCC_ClockConfig+0x96>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004632:	2b02      	cmp	r3, #2
 8004634:	d042      	beq.n	80046bc <HAL_RCC_ClockConfig+0xd8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004636:	2b00      	cmp	r3, #0
 8004638:	d146      	bne.n	80046c8 <HAL_RCC_ClockConfig+0xe4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800463a:	4a4d      	ldr	r2, [pc, #308]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	0552      	lsls	r2, r2, #21
 8004640:	d420      	bmi.n	8004684 <HAL_RCC_ClockConfig+0xa0>
        return HAL_ERROR;
 8004642:	2001      	movs	r0, #1
 8004644:	e070      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004646:	4a49      	ldr	r2, [pc, #292]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 8004648:	6813      	ldr	r3, [r2, #0]
 800464a:	2107      	movs	r1, #7
 800464c:	438b      	bics	r3, r1
 800464e:	432b      	orrs	r3, r5
 8004650:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004652:	f7fd ffdb 	bl	800260c <HAL_GetTick>
 8004656:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004658:	4b44      	ldr	r3, [pc, #272]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 800465a:	4698      	mov	r8, r3
 800465c:	2707      	movs	r7, #7
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800465e:	4b46      	ldr	r3, [pc, #280]	@ (8004778 <HAL_RCC_ClockConfig+0x194>)
 8004660:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004662:	4643      	mov	r3, r8
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	403b      	ands	r3, r7
 8004668:	42ab      	cmp	r3, r5
 800466a:	d0ca      	beq.n	8004602 <HAL_RCC_ClockConfig+0x1e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800466c:	f7fd ffce 	bl	800260c <HAL_GetTick>
 8004670:	1b80      	subs	r0, r0, r6
 8004672:	4548      	cmp	r0, r9
 8004674:	d9f5      	bls.n	8004662 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8004676:	2003      	movs	r0, #3
 8004678:	e056      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800467a:	4a3d      	ldr	r2, [pc, #244]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 800467c:	6812      	ldr	r2, [r2, #0]
 800467e:	0392      	lsls	r2, r2, #14
 8004680:	d400      	bmi.n	8004684 <HAL_RCC_ClockConfig+0xa0>
 8004682:	e071      	b.n	8004768 <HAL_RCC_ClockConfig+0x184>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004684:	493a      	ldr	r1, [pc, #232]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 8004686:	688a      	ldr	r2, [r1, #8]
 8004688:	2007      	movs	r0, #7
 800468a:	4382      	bics	r2, r0
 800468c:	4313      	orrs	r3, r2
 800468e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004690:	f7fd ffbc 	bl	800260c <HAL_GetTick>
 8004694:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004696:	4b36      	ldr	r3, [pc, #216]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 8004698:	4698      	mov	r8, r3
 800469a:	2738      	movs	r7, #56	@ 0x38
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469c:	4b36      	ldr	r3, [pc, #216]	@ (8004778 <HAL_RCC_ClockConfig+0x194>)
 800469e:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a0:	4643      	mov	r3, r8
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	403a      	ands	r2, r7
 80046a6:	6863      	ldr	r3, [r4, #4]
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d01a      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x100>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ae:	f7fd ffad 	bl	800260c <HAL_GetTick>
 80046b2:	1b80      	subs	r0, r0, r6
 80046b4:	4548      	cmp	r0, r9
 80046b6:	d9f3      	bls.n	80046a0 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 80046b8:	2003      	movs	r0, #3
 80046ba:	e035      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046bc:	4a2c      	ldr	r2, [pc, #176]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	0192      	lsls	r2, r2, #6
 80046c2:	d4df      	bmi.n	8004684 <HAL_RCC_ClockConfig+0xa0>
        return HAL_ERROR;
 80046c4:	2001      	movs	r0, #1
 80046c6:	e02f      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80046c8:	2b03      	cmp	r3, #3
 80046ca:	d005      	beq.n	80046d8 <HAL_RCC_ClockConfig+0xf4>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046cc:	4a28      	ldr	r2, [pc, #160]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 80046ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046d0:	0792      	lsls	r2, r2, #30
 80046d2:	d4d7      	bmi.n	8004684 <HAL_RCC_ClockConfig+0xa0>
        return HAL_ERROR;
 80046d4:	2001      	movs	r0, #1
 80046d6:	e027      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046d8:	4a25      	ldr	r2, [pc, #148]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 80046da:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80046dc:	0792      	lsls	r2, r2, #30
 80046de:	d4d1      	bmi.n	8004684 <HAL_RCC_ClockConfig+0xa0>
        return HAL_ERROR;
 80046e0:	2001      	movs	r0, #1
 80046e2:	e021      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046e4:	4b21      	ldr	r3, [pc, #132]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2307      	movs	r3, #7
 80046ea:	4013      	ands	r3, r2
 80046ec:	42ab      	cmp	r3, r5
 80046ee:	d81f      	bhi.n	8004730 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	075b      	lsls	r3, r3, #29
 80046f4:	d506      	bpl.n	8004704 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80046f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 80046f8:	6893      	ldr	r3, [r2, #8]
 80046fa:	4920      	ldr	r1, [pc, #128]	@ (800477c <HAL_RCC_ClockConfig+0x198>)
 80046fc:	400b      	ands	r3, r1
 80046fe:	68e1      	ldr	r1, [r4, #12]
 8004700:	430b      	orrs	r3, r1
 8004702:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004704:	f7ff ff12 	bl	800452c <HAL_RCC_GetSysClockFreq>
 8004708:	4b19      	ldr	r3, [pc, #100]	@ (8004770 <HAL_RCC_ClockConfig+0x18c>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	491c      	ldr	r1, [pc, #112]	@ (8004780 <HAL_RCC_ClockConfig+0x19c>)
 800470e:	4a1d      	ldr	r2, [pc, #116]	@ (8004784 <HAL_RCC_ClockConfig+0x1a0>)
 8004710:	051b      	lsls	r3, r3, #20
 8004712:	0f1b      	lsrs	r3, r3, #28
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	589b      	ldr	r3, [r3, r2]
 8004718:	221f      	movs	r2, #31
 800471a:	4013      	ands	r3, r2
 800471c:	40d8      	lsrs	r0, r3
 800471e:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8004720:	4b19      	ldr	r3, [pc, #100]	@ (8004788 <HAL_RCC_ClockConfig+0x1a4>)
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	f7fd ff2a 	bl	800257c <HAL_InitTick>
}
 8004728:	bcc0      	pop	{r6, r7}
 800472a:	46b9      	mov	r9, r7
 800472c:	46b0      	mov	r8, r6
 800472e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004730:	4a0e      	ldr	r2, [pc, #56]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 8004732:	6813      	ldr	r3, [r2, #0]
 8004734:	2107      	movs	r1, #7
 8004736:	438b      	bics	r3, r1
 8004738:	432b      	orrs	r3, r5
 800473a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800473c:	f7fd ff66 	bl	800260c <HAL_GetTick>
 8004740:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004742:	4b0a      	ldr	r3, [pc, #40]	@ (800476c <HAL_RCC_ClockConfig+0x188>)
 8004744:	4698      	mov	r8, r3
 8004746:	2707      	movs	r7, #7
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004748:	4b0b      	ldr	r3, [pc, #44]	@ (8004778 <HAL_RCC_ClockConfig+0x194>)
 800474a:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800474c:	4643      	mov	r3, r8
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	403b      	ands	r3, r7
 8004752:	42ab      	cmp	r3, r5
 8004754:	d0cc      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004756:	f7fd ff59 	bl	800260c <HAL_GetTick>
 800475a:	1b80      	subs	r0, r0, r6
 800475c:	4548      	cmp	r0, r9
 800475e:	d9f5      	bls.n	800474c <HAL_RCC_ClockConfig+0x168>
        return HAL_TIMEOUT;
 8004760:	2003      	movs	r0, #3
 8004762:	e7e1      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8004764:	2001      	movs	r0, #1
 8004766:	e7df      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8004768:	2001      	movs	r0, #1
 800476a:	e7dd      	b.n	8004728 <HAL_RCC_ClockConfig+0x144>
 800476c:	40022000 	.word	0x40022000
 8004770:	40021000 	.word	0x40021000
 8004774:	fffff0ff 	.word	0xfffff0ff
 8004778:	00001388 	.word	0x00001388
 800477c:	ffff8fff 	.word	0xffff8fff
 8004780:	20000018 	.word	0x20000018
 8004784:	080071c4 	.word	0x080071c4
 8004788:	20000020 	.word	0x20000020

0800478c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800478c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800478e:	46d6      	mov	lr, sl
 8004790:	464f      	mov	r7, r9
 8004792:	4646      	mov	r6, r8
 8004794:	b5c0      	push	{r6, r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800479a:	6803      	ldr	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800479c:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800479e:	039b      	lsls	r3, r3, #14
 80047a0:	d52a      	bpl.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x6c>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047a2:	4b57      	ldr	r3, [pc, #348]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80047a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80047a6:	2200      	movs	r2, #0
 80047a8:	4692      	mov	sl, r2
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	d40b      	bmi.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ae:	4b54      	ldr	r3, [pc, #336]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80047b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047b2:	2180      	movs	r1, #128	@ 0x80
 80047b4:	0549      	lsls	r1, r1, #21
 80047b6:	430a      	orrs	r2, r1
 80047b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80047ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047bc:	400b      	ands	r3, r1
 80047be:	9301      	str	r3, [sp, #4]
 80047c0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80047c2:	2301      	movs	r3, #1
 80047c4:	469a      	mov	sl, r3
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047c6:	4a4f      	ldr	r2, [pc, #316]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80047c8:	6811      	ldr	r1, [r2, #0]
 80047ca:	2380      	movs	r3, #128	@ 0x80
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	430b      	orrs	r3, r1
 80047d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047d2:	f7fd ff1b 	bl	800260c <HAL_GetTick>
 80047d6:	0005      	movs	r5, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047d8:	4f4a      	ldr	r7, [pc, #296]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80047da:	2680      	movs	r6, #128	@ 0x80
 80047dc:	0076      	lsls	r6, r6, #1
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	4233      	tst	r3, r6
 80047e2:	d000      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 80047e4:	e07a      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047e6:	f7fd ff11 	bl	800260c <HAL_GetTick>
 80047ea:	1b40      	subs	r0, r0, r5
 80047ec:	2802      	cmp	r0, #2
 80047ee:	d9f6      	bls.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x52>
      {
        ret = HAL_TIMEOUT;
 80047f0:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047f2:	4653      	mov	r3, sl
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d05d      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	07db      	lsls	r3, r3, #31
 80047fc:	d506      	bpl.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047fe:	4a40      	ldr	r2, [pc, #256]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004800:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004802:	2103      	movs	r1, #3
 8004804:	438b      	bics	r3, r1
 8004806:	6861      	ldr	r1, [r4, #4]
 8004808:	430b      	orrs	r3, r1
 800480a:	6553      	str	r3, [r2, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	069b      	lsls	r3, r3, #26
 8004810:	d506      	bpl.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004812:	4a3b      	ldr	r2, [pc, #236]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004814:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004816:	493c      	ldr	r1, [pc, #240]	@ (8004908 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 8004818:	400b      	ands	r3, r1
 800481a:	68a1      	ldr	r1, [r4, #8]
 800481c:	430b      	orrs	r3, r1
 800481e:	6553      	str	r3, [r2, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	045b      	lsls	r3, r3, #17
 8004824:	d50b      	bpl.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004826:	4a36      	ldr	r2, [pc, #216]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004828:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	089b      	lsrs	r3, r3, #2
 800482e:	6921      	ldr	r1, [r4, #16]
 8004830:	430b      	orrs	r3, r1
 8004832:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004834:	2380      	movs	r3, #128	@ 0x80
 8004836:	05db      	lsls	r3, r3, #23
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	429a      	cmp	r2, r3
 800483c:	d040      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x134>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	051b      	lsls	r3, r3, #20
 8004842:	d50b      	bpl.n	800485c <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004844:	4a2e      	ldr	r2, [pc, #184]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004846:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004848:	4930      	ldr	r1, [pc, #192]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800484a:	400b      	ands	r3, r1
 800484c:	68e1      	ldr	r1, [r4, #12]
 800484e:	430b      	orrs	r3, r1
 8004850:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004852:	2380      	movs	r3, #128	@ 0x80
 8004854:	01db      	lsls	r3, r3, #7
 8004856:	68e2      	ldr	r2, [r4, #12]
 8004858:	429a      	cmp	r2, r3
 800485a:	d038      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x142>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 800485c:	b002      	add	sp, #8
 800485e:	bce0      	pop	{r5, r6, r7}
 8004860:	46ba      	mov	sl, r7
 8004862:	46b1      	mov	r9, r6
 8004864:	46a8      	mov	r8, r5
 8004866:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004868:	6963      	ldr	r3, [r4, #20]
 800486a:	428b      	cmp	r3, r1
 800486c:	d03e      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x160>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800486e:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004870:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004872:	4927      	ldr	r1, [pc, #156]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004874:	4011      	ands	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 8004876:	6ddd      	ldr	r5, [r3, #92]	@ 0x5c
 8004878:	2080      	movs	r0, #128	@ 0x80
 800487a:	0240      	lsls	r0, r0, #9
 800487c:	4328      	orrs	r0, r5
 800487e:	65d8      	str	r0, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004880:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8004882:	4d24      	ldr	r5, [pc, #144]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004884:	4028      	ands	r0, r5
 8004886:	65d8      	str	r0, [r3, #92]	@ 0x5c
        RCC->BDCR = tmpregister;
 8004888:	65d9      	str	r1, [r3, #92]	@ 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800488a:	07d2      	lsls	r2, r2, #31
 800488c:	d52e      	bpl.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x160>
        tickstart = HAL_GetTick();
 800488e:	f7fd febd 	bl	800260c <HAL_GetTick>
 8004892:	0005      	movs	r5, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004894:	4b1a      	ldr	r3, [pc, #104]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8004896:	4698      	mov	r8, r3
 8004898:	2602      	movs	r6, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489a:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800489c:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800489e:	4643      	mov	r3, r8
 80048a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a2:	421e      	tst	r6, r3
 80048a4:	d122      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x160>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a6:	f7fd feb1 	bl	800260c <HAL_GetTick>
 80048aa:	1b40      	subs	r0, r0, r5
 80048ac:	4548      	cmp	r0, r9
 80048ae:	d9f6      	bls.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x112>
            ret = HAL_TIMEOUT;
 80048b0:	2003      	movs	r0, #3
 80048b2:	e79e      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b4:	4a12      	ldr	r2, [pc, #72]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80048b6:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80048b8:	4918      	ldr	r1, [pc, #96]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80048ba:	400b      	ands	r3, r1
 80048bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80048be:	e79b      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80048c0:	4a0f      	ldr	r2, [pc, #60]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80048c2:	68d1      	ldr	r1, [r2, #12]
 80048c4:	2380      	movs	r3, #128	@ 0x80
 80048c6:	025b      	lsls	r3, r3, #9
 80048c8:	430b      	orrs	r3, r1
 80048ca:	60d3      	str	r3, [r2, #12]
 80048cc:	e7b7      	b.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80048ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80048d0:	68d1      	ldr	r1, [r2, #12]
 80048d2:	2380      	movs	r3, #128	@ 0x80
 80048d4:	025b      	lsls	r3, r3, #9
 80048d6:	430b      	orrs	r3, r1
 80048d8:	60d3      	str	r3, [r2, #12]
  return status;
 80048da:	e7bf      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0xd0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048dc:	4b08      	ldr	r3, [pc, #32]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80048de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80048e0:	23c0      	movs	r3, #192	@ 0xc0
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	0011      	movs	r1, r2
 80048e6:	4019      	ands	r1, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048e8:	421a      	tst	r2, r3
 80048ea:	d1bd      	bne.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048ec:	4a04      	ldr	r2, [pc, #16]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80048ee:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80048f0:	4907      	ldr	r1, [pc, #28]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80048f2:	400b      	ands	r3, r1
 80048f4:	6961      	ldr	r1, [r4, #20]
 80048f6:	430b      	orrs	r3, r1
 80048f8:	65d3      	str	r3, [r2, #92]	@ 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048fa:	2000      	movs	r0, #0
 80048fc:	e779      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x66>
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	40021000 	.word	0x40021000
 8004904:	40007000 	.word	0x40007000
 8004908:	ffffcfff 	.word	0xffffcfff
 800490c:	ffff3fff 	.word	0xffff3fff
 8004910:	fffffcff 	.word	0xfffffcff
 8004914:	fffeffff 	.word	0xfffeffff
 8004918:	00001388 	.word	0x00001388
 800491c:	efffffff 	.word	0xefffffff

08004920 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004922:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004924:	6803      	ldr	r3, [r0, #0]
 8004926:	4a0a      	ldr	r2, [pc, #40]	@ (8004950 <HAL_RTC_WaitForSynchro+0x30>)
 8004928:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800492a:	f7fd fe6f 	bl	800260c <HAL_GetTick>
 800492e:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004930:	2620      	movs	r6, #32
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004932:	27fa      	movs	r7, #250	@ 0xfa
 8004934:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	421e      	tst	r6, r3
 800493c:	d106      	bne.n	800494c <HAL_RTC_WaitForSynchro+0x2c>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800493e:	f7fd fe65 	bl	800260c <HAL_GetTick>
 8004942:	1b40      	subs	r0, r0, r5
 8004944:	42b8      	cmp	r0, r7
 8004946:	d9f6      	bls.n	8004936 <HAL_RTC_WaitForSynchro+0x16>
    {
      return HAL_TIMEOUT;
 8004948:	2003      	movs	r0, #3
 800494a:	e000      	b.n	800494e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800494c:	2000      	movs	r0, #0
}
 800494e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004950:	0001005f 	.word	0x0001005f

08004954 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004956:	46c6      	mov	lr, r8
 8004958:	b500      	push	{lr}
 800495a:	0004      	movs	r4, r0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800495c:	6802      	ldr	r2, [r0, #0]
 800495e:	68d3      	ldr	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;  
 8004960:	2500      	movs	r5, #0
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004962:	065b      	lsls	r3, r3, #25
 8004964:	d503      	bpl.n	800496e <RTC_EnterInitMode+0x1a>
      }
    }
  }

  return status;
}
 8004966:	0028      	movs	r0, r5
 8004968:	bc80      	pop	{r7}
 800496a:	46b8      	mov	r8, r7
 800496c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800496e:	68d3      	ldr	r3, [r2, #12]
 8004970:	2180      	movs	r1, #128	@ 0x80
 8004972:	430b      	orrs	r3, r1
 8004974:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8004976:	f7fd fe49 	bl	800260c <HAL_GetTick>
 800497a:	0006      	movs	r6, r0
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800497c:	2740      	movs	r7, #64	@ 0x40
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800497e:	23fa      	movs	r3, #250	@ 0xfa
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4698      	mov	r8, r3
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	421f      	tst	r7, r3
 800498a:	d1ec      	bne.n	8004966 <RTC_EnterInitMode+0x12>
 800498c:	2d03      	cmp	r5, #3
 800498e:	d0ea      	beq.n	8004966 <RTC_EnterInitMode+0x12>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004990:	f7fd fe3c 	bl	800260c <HAL_GetTick>
 8004994:	1b80      	subs	r0, r0, r6
 8004996:	4540      	cmp	r0, r8
 8004998:	d9f4      	bls.n	8004984 <RTC_EnterInitMode+0x30>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800499a:	2329      	movs	r3, #41	@ 0x29
 800499c:	2203      	movs	r2, #3
 800499e:	54e2      	strb	r2, [r4, r3]
        status = HAL_TIMEOUT;
 80049a0:	2503      	movs	r5, #3
 80049a2:	e7ef      	b.n	8004984 <RTC_EnterInitMode+0x30>

080049a4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80049a4:	b510      	push	{r4, lr}
 80049a6:	0004      	movs	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80049a8:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <RTC_ExitInitMode+0x4c>)
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	2180      	movs	r1, #128	@ 0x80
 80049ae:	438a      	bics	r2, r1
 80049b0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	069b      	lsls	r3, r3, #26
 80049b6:	d408      	bmi.n	80049ca <RTC_ExitInitMode+0x26>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80049b8:	f7ff ffb2 	bl	8004920 <HAL_RTC_WaitForSynchro>
 80049bc:	2800      	cmp	r0, #0
 80049be:	d016      	beq.n	80049ee <RTC_ExitInitMode+0x4a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049c0:	2329      	movs	r3, #41	@ 0x29
 80049c2:	2203      	movs	r2, #3
 80049c4:	54e2      	strb	r2, [r4, r3]
      status = HAL_TIMEOUT;
 80049c6:	2003      	movs	r0, #3
 80049c8:	e011      	b.n	80049ee <RTC_ExitInitMode+0x4a>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80049ca:	4a09      	ldr	r2, [pc, #36]	@ (80049f0 <RTC_ExitInitMode+0x4c>)
 80049cc:	6993      	ldr	r3, [r2, #24]
 80049ce:	2120      	movs	r1, #32
 80049d0:	438b      	bics	r3, r1
 80049d2:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80049d4:	f7ff ffa4 	bl	8004920 <HAL_RTC_WaitForSynchro>
 80049d8:	2800      	cmp	r0, #0
 80049da:	d003      	beq.n	80049e4 <RTC_ExitInitMode+0x40>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049dc:	2329      	movs	r3, #41	@ 0x29
 80049de:	2203      	movs	r2, #3
 80049e0:	54e2      	strb	r2, [r4, r3]
      status = HAL_TIMEOUT;
 80049e2:	2003      	movs	r0, #3
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80049e4:	4a02      	ldr	r2, [pc, #8]	@ (80049f0 <RTC_ExitInitMode+0x4c>)
 80049e6:	6993      	ldr	r3, [r2, #24]
 80049e8:	2120      	movs	r1, #32
 80049ea:	430b      	orrs	r3, r1
 80049ec:	6193      	str	r3, [r2, #24]
  }

  return status;
}
 80049ee:	bd10      	pop	{r4, pc}
 80049f0:	40002800 	.word	0x40002800

080049f4 <HAL_RTC_Init>:
{
 80049f4:	b510      	push	{r4, lr}
 80049f6:	1e04      	subs	r4, r0, #0
  if(hrtc != NULL)
 80049f8:	d054      	beq.n	8004aa4 <HAL_RTC_Init+0xb0>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80049fa:	2329      	movs	r3, #41	@ 0x29
 80049fc:	5cc3      	ldrb	r3, [r0, r3]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00b      	beq.n	8004a1a <HAL_RTC_Init+0x26>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004a02:	2329      	movs	r3, #41	@ 0x29
 8004a04:	2202      	movs	r2, #2
 8004a06:	54e2      	strb	r2, [r4, r3]
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004a08:	6822      	ldr	r2, [r4, #0]
 8004a0a:	68d3      	ldr	r3, [r2, #12]
 8004a0c:	06db      	lsls	r3, r3, #27
 8004a0e:	d50d      	bpl.n	8004a2c <HAL_RTC_Init+0x38>
      hrtc->State = HAL_RTC_STATE_READY;
 8004a10:	2329      	movs	r3, #41	@ 0x29
 8004a12:	2201      	movs	r2, #1
 8004a14:	54e2      	strb	r2, [r4, r3]
 8004a16:	2000      	movs	r0, #0
}
 8004a18:	bd10      	pop	{r4, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8004a1a:	3328      	adds	r3, #40	@ 0x28
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	54c2      	strb	r2, [r0, r3]
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004a20:	2388      	movs	r3, #136	@ 0x88
 8004a22:	021b      	lsls	r3, r3, #8
 8004a24:	6043      	str	r3, [r0, #4]
      HAL_RTC_MspInit(hrtc);
 8004a26:	f7fd fcad 	bl	8002384 <HAL_RTC_MspInit>
 8004a2a:	e7ea      	b.n	8004a02 <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a2c:	23ca      	movs	r3, #202	@ 0xca
 8004a2e:	6253      	str	r3, [r2, #36]	@ 0x24
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	2253      	movs	r2, #83	@ 0x53
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 8004a36:	0020      	movs	r0, r4
 8004a38:	f7ff ff8c 	bl	8004954 <RTC_EnterInitMode>
      if(status == HAL_OK)
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	d003      	beq.n	8004a48 <HAL_RTC_Init+0x54>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	22ff      	movs	r2, #255	@ 0xff
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24
  return status;
 8004a46:	e7e7      	b.n	8004a18 <HAL_RTC_Init+0x24>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004a48:	6822      	ldr	r2, [r4, #0]
 8004a4a:	6993      	ldr	r3, [r2, #24]
 8004a4c:	4916      	ldr	r1, [pc, #88]	@ (8004aa8 <HAL_RTC_Init+0xb4>)
 8004a4e:	400b      	ands	r3, r1
 8004a50:	6193      	str	r3, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004a52:	6822      	ldr	r2, [r4, #0]
 8004a54:	6991      	ldr	r1, [r2, #24]
 8004a56:	68a3      	ldr	r3, [r4, #8]
 8004a58:	6960      	ldr	r0, [r4, #20]
 8004a5a:	4303      	orrs	r3, r0
 8004a5c:	69e0      	ldr	r0, [r4, #28]
 8004a5e:	4303      	orrs	r3, r0
 8004a60:	430b      	orrs	r3, r1
 8004a62:	6193      	str	r3, [r2, #24]
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004a64:	6823      	ldr	r3, [r4, #0]
 8004a66:	6922      	ldr	r2, [r4, #16]
 8004a68:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004a6a:	6822      	ldr	r2, [r4, #0]
 8004a6c:	6911      	ldr	r1, [r2, #16]
 8004a6e:	68e3      	ldr	r3, [r4, #12]
 8004a70:	041b      	lsls	r3, r3, #16
 8004a72:	430b      	orrs	r3, r1
 8004a74:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 8004a76:	0020      	movs	r0, r4
 8004a78:	f7ff ff94 	bl	80049a4 <RTC_ExitInitMode>
      if (status == HAL_OK)
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	d1df      	bne.n	8004a40 <HAL_RTC_Init+0x4c>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004a80:	6822      	ldr	r2, [r4, #0]
 8004a82:	6993      	ldr	r3, [r2, #24]
 8004a84:	00db      	lsls	r3, r3, #3
 8004a86:	08db      	lsrs	r3, r3, #3
 8004a88:	6193      	str	r3, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004a8a:	6822      	ldr	r2, [r4, #0]
 8004a8c:	6991      	ldr	r1, [r2, #24]
 8004a8e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004a90:	6a20      	ldr	r0, [r4, #32]
 8004a92:	4303      	orrs	r3, r0
 8004a94:	69a0      	ldr	r0, [r4, #24]
 8004a96:	4303      	orrs	r3, r0
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	6193      	str	r3, [r2, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	22ff      	movs	r2, #255	@ 0xff
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004aa2:	e7b5      	b.n	8004a10 <HAL_RTC_Init+0x1c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8004aa4:	2001      	movs	r0, #1
 8004aa6:	e7b7      	b.n	8004a18 <HAL_RTC_Init+0x24>
 8004aa8:	fb8fffbf 	.word	0xfb8fffbf

08004aac <RTC_ByteToBcd2>:
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
  uint8_t Param = Value;

  while(Param >= 10U)
 8004aac:	2809      	cmp	r0, #9
 8004aae:	d909      	bls.n	8004ac4 <RTC_ByteToBcd2+0x18>
  uint32_t bcdhigh = 0U;
 8004ab0:	2300      	movs	r3, #0
  {
    bcdhigh++;
 8004ab2:	3301      	adds	r3, #1
    Param -= 10U;
 8004ab4:	380a      	subs	r0, #10
 8004ab6:	b2c0      	uxtb	r0, r0
  while(Param >= 10U)
 8004ab8:	2809      	cmp	r0, #9
 8004aba:	d8fa      	bhi.n	8004ab2 <RTC_ByteToBcd2+0x6>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	4318      	orrs	r0, r3
 8004ac0:	b2c0      	uxtb	r0, r0
}
 8004ac2:	4770      	bx	lr
  uint32_t bcdhigh = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e7f9      	b.n	8004abc <RTC_ByteToBcd2+0x10>

08004ac8 <HAL_RTC_SetTime>:
{
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	0004      	movs	r4, r0
 8004acc:	000e      	movs	r6, r1
 8004ace:	0015      	movs	r5, r2
  __HAL_LOCK(hrtc);
 8004ad0:	2328      	movs	r3, #40	@ 0x28
 8004ad2:	5cc3      	ldrb	r3, [r0, r3]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d056      	beq.n	8004b86 <HAL_RTC_SetTime+0xbe>
 8004ad8:	2328      	movs	r3, #40	@ 0x28
 8004ada:	2201      	movs	r2, #1
 8004adc:	54c2      	strb	r2, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ade:	3301      	adds	r3, #1
 8004ae0:	3201      	adds	r2, #1
 8004ae2:	54c2      	strb	r2, [r0, r3]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ae4:	6803      	ldr	r3, [r0, #0]
 8004ae6:	32c8      	adds	r2, #200	@ 0xc8
 8004ae8:	625a      	str	r2, [r3, #36]	@ 0x24
 8004aea:	6803      	ldr	r3, [r0, #0]
 8004aec:	3a77      	subs	r2, #119	@ 0x77
 8004aee:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8004af0:	f7ff ff30 	bl	8004954 <RTC_EnterInitMode>
  if(status == HAL_OK)
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d148      	bne.n	8004b8a <HAL_RTC_SetTime+0xc2>
    if(Format == RTC_FORMAT_BIN)
 8004af8:	2d00      	cmp	r5, #0
 8004afa:	d133      	bne.n	8004b64 <HAL_RTC_SetTime+0x9c>
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	065b      	lsls	r3, r3, #25
 8004b02:	d401      	bmi.n	8004b08 <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	70f3      	strb	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b08:	7830      	ldrb	r0, [r6, #0]
 8004b0a:	f7ff ffcf 	bl	8004aac <RTC_ByteToBcd2>
 8004b0e:	0007      	movs	r7, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b10:	7870      	ldrb	r0, [r6, #1]
 8004b12:	f7ff ffcb 	bl	8004aac <RTC_ByteToBcd2>
 8004b16:	0005      	movs	r5, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004b18:	78b0      	ldrb	r0, [r6, #2]
 8004b1a:	f7ff ffc7 	bl	8004aac <RTC_ByteToBcd2>
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004b1e:	78f2      	ldrb	r2, [r6, #3]
 8004b20:	0592      	lsls	r2, r2, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b22:	4310      	orrs	r0, r2
 8004b24:	043f      	lsls	r7, r7, #16
 8004b26:	4338      	orrs	r0, r7
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b28:	022d      	lsls	r5, r5, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b2a:	4328      	orrs	r0, r5
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004b98 <HAL_RTC_SetTime+0xd0>)
 8004b30:	4010      	ands	r0, r2
 8004b32:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004b34:	6822      	ldr	r2, [r4, #0]
 8004b36:	6993      	ldr	r3, [r2, #24]
 8004b38:	4918      	ldr	r1, [pc, #96]	@ (8004b9c <HAL_RTC_SetTime+0xd4>)
 8004b3a:	400b      	ands	r3, r1
 8004b3c:	6193      	str	r3, [r2, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004b3e:	6822      	ldr	r2, [r4, #0]
 8004b40:	6991      	ldr	r1, [r2, #24]
 8004b42:	68f3      	ldr	r3, [r6, #12]
 8004b44:	6930      	ldr	r0, [r6, #16]
 8004b46:	4303      	orrs	r3, r0
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	6193      	str	r3, [r2, #24]
    status = RTC_ExitInitMode(hrtc);
 8004b4c:	0020      	movs	r0, r4
 8004b4e:	f7ff ff29 	bl	80049a4 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	22ff      	movs	r2, #255	@ 0xff
 8004b56:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d119      	bne.n	8004b90 <HAL_RTC_SetTime+0xc8>
   hrtc->State = HAL_RTC_STATE_READY;
 8004b5c:	2329      	movs	r3, #41	@ 0x29
 8004b5e:	3afe      	subs	r2, #254	@ 0xfe
 8004b60:	54e2      	strb	r2, [r4, r3]
 8004b62:	e015      	b.n	8004b90 <HAL_RTC_SetTime+0xc8>
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	065b      	lsls	r3, r3, #25
 8004b6a:	d401      	bmi.n	8004b70 <HAL_RTC_SetTime+0xa8>
        sTime->TimeFormat = 0x00U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	70f3      	strb	r3, [r6, #3]
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b70:	7830      	ldrb	r0, [r6, #0]
 8004b72:	0400      	lsls	r0, r0, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b74:	7873      	ldrb	r3, [r6, #1]
 8004b76:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b78:	4318      	orrs	r0, r3
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004b7a:	78b3      	ldrb	r3, [r6, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004b7c:	4318      	orrs	r0, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004b7e:	78f3      	ldrb	r3, [r6, #3]
 8004b80:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004b82:	4318      	orrs	r0, r3
 8004b84:	e7d2      	b.n	8004b2c <HAL_RTC_SetTime+0x64>
  __HAL_LOCK(hrtc);
 8004b86:	2002      	movs	r0, #2
 8004b88:	e005      	b.n	8004b96 <HAL_RTC_SetTime+0xce>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	22ff      	movs	r2, #255	@ 0xff
 8004b8e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8004b90:	2328      	movs	r3, #40	@ 0x28
 8004b92:	2200      	movs	r2, #0
 8004b94:	54e2      	strb	r2, [r4, r3]
}
 8004b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b98:	007f7f7f 	.word	0x007f7f7f
 8004b9c:	fffbffff 	.word	0xfffbffff

08004ba0 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004ba0:	0902      	lsrs	r2, r0, #4
 8004ba2:	0093      	lsls	r3, r2, #2
 8004ba4:	189b      	adds	r3, r3, r2
 8004ba6:	005b      	lsls	r3, r3, #1
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004ba8:	220f      	movs	r2, #15
 8004baa:	4010      	ands	r0, r2
 8004bac:	1818      	adds	r0, r3, r0
 8004bae:	b2c0      	uxtb	r0, r0
}
 8004bb0:	4770      	bx	lr
	...

08004bb4 <HAL_RTC_GetTime>:
{
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004bb8:	6803      	ldr	r3, [r0, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004bbe:	6803      	ldr	r3, [r0, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	045b      	lsls	r3, r3, #17
 8004bc4:	0c5b      	lsrs	r3, r3, #17
 8004bc6:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004bc8:	6803      	ldr	r3, [r0, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	490d      	ldr	r1, [pc, #52]	@ (8004c04 <HAL_RTC_GetTime+0x50>)
 8004bce:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004bd0:	0298      	lsls	r0, r3, #10
 8004bd2:	0e80      	lsrs	r0, r0, #26
 8004bd4:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004bd6:	0a1d      	lsrs	r5, r3, #8
 8004bd8:	b2ed      	uxtb	r5, r5
 8004bda:	7065      	strb	r5, [r4, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004bdc:	b2de      	uxtb	r6, r3
 8004bde:	70a6      	strb	r6, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004be0:	0d9b      	lsrs	r3, r3, #22
 8004be2:	70e3      	strb	r3, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8004be4:	2a00      	cmp	r2, #0
 8004be6:	d10a      	bne.n	8004bfe <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004be8:	f7ff ffda 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004bec:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004bee:	0028      	movs	r0, r5
 8004bf0:	f7ff ffd6 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004bf4:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004bf6:	0030      	movs	r0, r6
 8004bf8:	f7ff ffd2 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004bfc:	70a0      	strb	r0, [r4, #2]
}
 8004bfe:	2000      	movs	r0, #0
 8004c00:	bd70      	pop	{r4, r5, r6, pc}
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	007f7f7f 	.word	0x007f7f7f

08004c08 <HAL_RTC_GetDate>:
{
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004c0c:	6803      	ldr	r3, [r0, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	490d      	ldr	r1, [pc, #52]	@ (8004c48 <HAL_RTC_GetDate+0x40>)
 8004c12:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004c14:	0c18      	lsrs	r0, r3, #16
 8004c16:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004c18:	04dd      	lsls	r5, r3, #19
 8004c1a:	0eed      	lsrs	r5, r5, #27
 8004c1c:	7065      	strb	r5, [r4, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004c1e:	b2de      	uxtb	r6, r3
 8004c20:	70a6      	strb	r6, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004c22:	041b      	lsls	r3, r3, #16
 8004c24:	0f5b      	lsrs	r3, r3, #29
 8004c26:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 8004c28:	2a00      	cmp	r2, #0
 8004c2a:	d10a      	bne.n	8004c42 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004c2c:	f7ff ffb8 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004c30:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004c32:	0028      	movs	r0, r5
 8004c34:	f7ff ffb4 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004c38:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004c3a:	0030      	movs	r0, r6
 8004c3c:	f7ff ffb0 	bl	8004ba0 <RTC_Bcd2ToByte>
 8004c40:	70a0      	strb	r0, [r4, #2]
}
 8004c42:	2000      	movs	r0, #0
 8004c44:	bd70      	pop	{r4, r5, r6, pc}
 8004c46:	46c0      	nop			@ (mov r8, r8)
 8004c48:	00ffff3f 	.word	0x00ffff3f

08004c4c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c4c:	0003      	movs	r3, r0

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c4e:	223d      	movs	r2, #61	@ 0x3d
 8004c50:	5c82      	ldrb	r2, [r0, r2]
  {
    return HAL_ERROR;
 8004c52:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004c54:	2a01      	cmp	r2, #1
 8004c56:	d10e      	bne.n	8004c76 <HAL_TIM_Base_Start+0x2a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c58:	323c      	adds	r2, #60	@ 0x3c
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a0e      	ldr	r2, [pc, #56]	@ (8004c9c <HAL_TIM_Base_Start+0x50>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d008      	beq.n	8004c78 <HAL_TIM_Base_Start+0x2c>
 8004c66:	4a0e      	ldr	r2, [pc, #56]	@ (8004ca0 <HAL_TIM_Base_Start+0x54>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d005      	beq.n	8004c78 <HAL_TIM_Base_Start+0x2c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	2101      	movs	r1, #1
 8004c70:	430a      	orrs	r2, r1
 8004c72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c74:	2000      	movs	r0, #0
}
 8004c76:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c78:	689a      	ldr	r2, [r3, #8]
 8004c7a:	490a      	ldr	r1, [pc, #40]	@ (8004ca4 <HAL_TIM_Base_Start+0x58>)
 8004c7c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c7e:	2a06      	cmp	r2, #6
 8004c80:	d008      	beq.n	8004c94 <HAL_TIM_Base_Start+0x48>
 8004c82:	3907      	subs	r1, #7
 8004c84:	428a      	cmp	r2, r1
 8004c86:	d007      	beq.n	8004c98 <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	2101      	movs	r1, #1
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004c90:	2000      	movs	r0, #0
 8004c92:	e7f0      	b.n	8004c76 <HAL_TIM_Base_Start+0x2a>
 8004c94:	2000      	movs	r0, #0
 8004c96:	e7ee      	b.n	8004c76 <HAL_TIM_Base_Start+0x2a>
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e7ec      	b.n	8004c76 <HAL_TIM_Base_Start+0x2a>
 8004c9c:	40012c00 	.word	0x40012c00
 8004ca0:	40000400 	.word	0x40000400
 8004ca4:	00010007 	.word	0x00010007

08004ca8 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ca8:	6803      	ldr	r3, [r0, #0]
 8004caa:	6a19      	ldr	r1, [r3, #32]
 8004cac:	4a07      	ldr	r2, [pc, #28]	@ (8004ccc <HAL_TIM_Base_Stop+0x24>)
 8004cae:	4211      	tst	r1, r2
 8004cb0:	d107      	bne.n	8004cc2 <HAL_TIM_Base_Stop+0x1a>
 8004cb2:	6a19      	ldr	r1, [r3, #32]
 8004cb4:	4a06      	ldr	r2, [pc, #24]	@ (8004cd0 <HAL_TIM_Base_Stop+0x28>)
 8004cb6:	4211      	tst	r1, r2
 8004cb8:	d103      	bne.n	8004cc2 <HAL_TIM_Base_Stop+0x1a>
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	438a      	bics	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004cc2:	233d      	movs	r3, #61	@ 0x3d
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 8004cc8:	2000      	movs	r0, #0
 8004cca:	4770      	bx	lr
 8004ccc:	00001111 	.word	0x00001111
 8004cd0:	00000444 	.word	0x00000444

08004cd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004cd4:	0003      	movs	r3, r0

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cd6:	223d      	movs	r2, #61	@ 0x3d
 8004cd8:	5c82      	ldrb	r2, [r0, r2]
  {
    return HAL_ERROR;
 8004cda:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004cdc:	2a01      	cmp	r2, #1
 8004cde:	d112      	bne.n	8004d06 <HAL_TIM_Base_Start_IT+0x32>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ce0:	323c      	adds	r2, #60	@ 0x3c
 8004ce2:	2102      	movs	r1, #2
 8004ce4:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ce6:	6819      	ldr	r1, [r3, #0]
 8004ce8:	68ca      	ldr	r2, [r1, #12]
 8004cea:	4302      	orrs	r2, r0
 8004cec:	60ca      	str	r2, [r1, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a0e      	ldr	r2, [pc, #56]	@ (8004d2c <HAL_TIM_Base_Start_IT+0x58>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d008      	beq.n	8004d08 <HAL_TIM_Base_Start_IT+0x34>
 8004cf6:	4a0e      	ldr	r2, [pc, #56]	@ (8004d30 <HAL_TIM_Base_Start_IT+0x5c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d005      	beq.n	8004d08 <HAL_TIM_Base_Start_IT+0x34>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	2101      	movs	r1, #1
 8004d00:	430a      	orrs	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d04:	2000      	movs	r0, #0
}
 8004d06:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	490a      	ldr	r1, [pc, #40]	@ (8004d34 <HAL_TIM_Base_Start_IT+0x60>)
 8004d0c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d0e:	2a06      	cmp	r2, #6
 8004d10:	d008      	beq.n	8004d24 <HAL_TIM_Base_Start_IT+0x50>
 8004d12:	3907      	subs	r1, #7
 8004d14:	428a      	cmp	r2, r1
 8004d16:	d007      	beq.n	8004d28 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004d20:	2000      	movs	r0, #0
 8004d22:	e7f0      	b.n	8004d06 <HAL_TIM_Base_Start_IT+0x32>
 8004d24:	2000      	movs	r0, #0
 8004d26:	e7ee      	b.n	8004d06 <HAL_TIM_Base_Start_IT+0x32>
 8004d28:	2000      	movs	r0, #0
 8004d2a:	e7ec      	b.n	8004d06 <HAL_TIM_Base_Start_IT+0x32>
 8004d2c:	40012c00 	.word	0x40012c00
 8004d30:	40000400 	.word	0x40000400
 8004d34:	00010007 	.word	0x00010007

08004d38 <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004d38:	6802      	ldr	r2, [r0, #0]
 8004d3a:	68d3      	ldr	r3, [r2, #12]
 8004d3c:	2101      	movs	r1, #1
 8004d3e:	438b      	bics	r3, r1
 8004d40:	60d3      	str	r3, [r2, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d42:	6803      	ldr	r3, [r0, #0]
 8004d44:	6a19      	ldr	r1, [r3, #32]
 8004d46:	4a08      	ldr	r2, [pc, #32]	@ (8004d68 <HAL_TIM_Base_Stop_IT+0x30>)
 8004d48:	4211      	tst	r1, r2
 8004d4a:	d107      	bne.n	8004d5c <HAL_TIM_Base_Stop_IT+0x24>
 8004d4c:	6a19      	ldr	r1, [r3, #32]
 8004d4e:	4a07      	ldr	r2, [pc, #28]	@ (8004d6c <HAL_TIM_Base_Stop_IT+0x34>)
 8004d50:	4211      	tst	r1, r2
 8004d52:	d103      	bne.n	8004d5c <HAL_TIM_Base_Stop_IT+0x24>
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	2101      	movs	r1, #1
 8004d58:	438a      	bics	r2, r1
 8004d5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	233d      	movs	r3, #61	@ 0x3d
 8004d5e:	2201      	movs	r2, #1
 8004d60:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 8004d62:	2000      	movs	r0, #0
 8004d64:	4770      	bx	lr
 8004d66:	46c0      	nop			@ (mov r8, r8)
 8004d68:	00001111 	.word	0x00001111
 8004d6c:	00000444 	.word	0x00000444

08004d70 <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004d70:	4770      	bx	lr

08004d72 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d72:	4770      	bx	lr

08004d74 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d74:	4770      	bx	lr

08004d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d76:	4770      	bx	lr

08004d78 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d78:	4770      	bx	lr
	...

08004d7c <HAL_TIM_IRQHandler>:
{
 8004d7c:	b570      	push	{r4, r5, r6, lr}
 8004d7e:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8004d80:	6803      	ldr	r3, [r0, #0]
 8004d82:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d84:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d86:	07aa      	lsls	r2, r5, #30
 8004d88:	d50e      	bpl.n	8004da8 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d8a:	07b2      	lsls	r2, r6, #30
 8004d8c:	d50c      	bpl.n	8004da8 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d8e:	2203      	movs	r2, #3
 8004d90:	4252      	negs	r2, r2
 8004d92:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d94:	2301      	movs	r3, #1
 8004d96:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d98:	6803      	ldr	r3, [r0, #0]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	079b      	lsls	r3, r3, #30
 8004d9e:	d053      	beq.n	8004e48 <HAL_TIM_IRQHandler+0xcc>
          HAL_TIM_IC_CaptureCallback(htim);
 8004da0:	f7ff ffe8 	bl	8004d74 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da4:	2300      	movs	r3, #0
 8004da6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004da8:	076b      	lsls	r3, r5, #29
 8004daa:	d512      	bpl.n	8004dd2 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004dac:	0773      	lsls	r3, r6, #29
 8004dae:	d510      	bpl.n	8004dd2 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004db0:	6823      	ldr	r3, [r4, #0]
 8004db2:	2205      	movs	r2, #5
 8004db4:	4252      	negs	r2, r2
 8004db6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004db8:	2302      	movs	r3, #2
 8004dba:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dbc:	6823      	ldr	r3, [r4, #0]
 8004dbe:	699a      	ldr	r2, [r3, #24]
 8004dc0:	23c0      	movs	r3, #192	@ 0xc0
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	421a      	tst	r2, r3
 8004dc6:	d045      	beq.n	8004e54 <HAL_TIM_IRQHandler+0xd8>
        HAL_TIM_IC_CaptureCallback(htim);
 8004dc8:	0020      	movs	r0, r4
 8004dca:	f7ff ffd3 	bl	8004d74 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dd2:	072b      	lsls	r3, r5, #28
 8004dd4:	d510      	bpl.n	8004df8 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004dd6:	0733      	lsls	r3, r6, #28
 8004dd8:	d50e      	bpl.n	8004df8 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dda:	6823      	ldr	r3, [r4, #0]
 8004ddc:	2209      	movs	r2, #9
 8004dde:	4252      	negs	r2, r2
 8004de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004de2:	2304      	movs	r3, #4
 8004de4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004de6:	6823      	ldr	r3, [r4, #0]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	079b      	lsls	r3, r3, #30
 8004dec:	d039      	beq.n	8004e62 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004dee:	0020      	movs	r0, r4
 8004df0:	f7ff ffc0 	bl	8004d74 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df4:	2300      	movs	r3, #0
 8004df6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004df8:	06eb      	lsls	r3, r5, #27
 8004dfa:	d512      	bpl.n	8004e22 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dfc:	06f3      	lsls	r3, r6, #27
 8004dfe:	d510      	bpl.n	8004e22 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	2211      	movs	r2, #17
 8004e04:	4252      	negs	r2, r2
 8004e06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e08:	2308      	movs	r3, #8
 8004e0a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	69da      	ldr	r2, [r3, #28]
 8004e10:	23c0      	movs	r3, #192	@ 0xc0
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	421a      	tst	r2, r3
 8004e16:	d02b      	beq.n	8004e70 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8004e18:	0020      	movs	r0, r4
 8004e1a:	f7ff ffab 	bl	8004d74 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e22:	07eb      	lsls	r3, r5, #31
 8004e24:	d501      	bpl.n	8004e2a <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e26:	07f3      	lsls	r3, r6, #31
 8004e28:	d429      	bmi.n	8004e7e <HAL_TIM_IRQHandler+0x102>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e2a:	2382      	movs	r3, #130	@ 0x82
 8004e2c:	019b      	lsls	r3, r3, #6
 8004e2e:	421d      	tst	r5, r3
 8004e30:	d03c      	beq.n	8004eac <HAL_TIM_IRQHandler+0x130>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e32:	0633      	lsls	r3, r6, #24
 8004e34:	d42b      	bmi.n	8004e8e <HAL_TIM_IRQHandler+0x112>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e36:	066b      	lsls	r3, r5, #25
 8004e38:	d501      	bpl.n	8004e3e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e3a:	0673      	lsls	r3, r6, #25
 8004e3c:	d43b      	bmi.n	8004eb6 <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e3e:	06ad      	lsls	r5, r5, #26
 8004e40:	d501      	bpl.n	8004e46 <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e42:	06b6      	lsls	r6, r6, #26
 8004e44:	d43f      	bmi.n	8004ec6 <HAL_TIM_IRQHandler+0x14a>
}
 8004e46:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e48:	f7ff ff93 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e4c:	0020      	movs	r0, r4
 8004e4e:	f7ff ff92 	bl	8004d76 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e52:	e7a7      	b.n	8004da4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e54:	0020      	movs	r0, r4
 8004e56:	f7ff ff8c 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5a:	0020      	movs	r0, r4
 8004e5c:	f7ff ff8b 	bl	8004d76 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e60:	e7b5      	b.n	8004dce <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e62:	0020      	movs	r0, r4
 8004e64:	f7ff ff85 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e68:	0020      	movs	r0, r4
 8004e6a:	f7ff ff84 	bl	8004d76 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e6e:	e7c1      	b.n	8004df4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e70:	0020      	movs	r0, r4
 8004e72:	f7ff ff7e 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e76:	0020      	movs	r0, r4
 8004e78:	f7ff ff7d 	bl	8004d76 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e7c:	e7cf      	b.n	8004e1e <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e7e:	6823      	ldr	r3, [r4, #0]
 8004e80:	2202      	movs	r2, #2
 8004e82:	4252      	negs	r2, r2
 8004e84:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e86:	0020      	movs	r0, r4
 8004e88:	f7ff ff72 	bl	8004d70 <HAL_TIM_PeriodElapsedCallback>
 8004e8c:	e7cd      	b.n	8004e2a <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	4a11      	ldr	r2, [pc, #68]	@ (8004ed8 <HAL_TIM_IRQHandler+0x15c>)
 8004e92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004e94:	0020      	movs	r0, r4
 8004e96:	f000 f9c6 	bl	8005226 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e9a:	05eb      	lsls	r3, r5, #23
 8004e9c:	d5cb      	bpl.n	8004e36 <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	4a0e      	ldr	r2, [pc, #56]	@ (8004edc <HAL_TIM_IRQHandler+0x160>)
 8004ea2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004ea4:	0020      	movs	r0, r4
 8004ea6:	f000 f9bf 	bl	8005228 <HAL_TIMEx_Break2Callback>
 8004eaa:	e7c4      	b.n	8004e36 <HAL_TIM_IRQHandler+0xba>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004eac:	05eb      	lsls	r3, r5, #23
 8004eae:	d5c2      	bpl.n	8004e36 <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004eb0:	0633      	lsls	r3, r6, #24
 8004eb2:	d5c0      	bpl.n	8004e36 <HAL_TIM_IRQHandler+0xba>
 8004eb4:	e7f3      	b.n	8004e9e <HAL_TIM_IRQHandler+0x122>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	2241      	movs	r2, #65	@ 0x41
 8004eba:	4252      	negs	r2, r2
 8004ebc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004ebe:	0020      	movs	r0, r4
 8004ec0:	f7ff ff5a 	bl	8004d78 <HAL_TIM_TriggerCallback>
 8004ec4:	e7bb      	b.n	8004e3e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	2221      	movs	r2, #33	@ 0x21
 8004eca:	4252      	negs	r2, r2
 8004ecc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004ece:	0020      	movs	r0, r4
 8004ed0:	f000 f9a8 	bl	8005224 <HAL_TIMEx_CommutCallback>
}
 8004ed4:	e7b7      	b.n	8004e46 <HAL_TIM_IRQHandler+0xca>
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	ffffdf7f 	.word	0xffffdf7f
 8004edc:	fffffeff 	.word	0xfffffeff

08004ee0 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ee0:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ee2:	4a31      	ldr	r2, [pc, #196]	@ (8004fa8 <TIM_Base_SetConfig+0xc8>)
 8004ee4:	4290      	cmp	r0, r2
 8004ee6:	d015      	beq.n	8004f14 <TIM_Base_SetConfig+0x34>
 8004ee8:	4a30      	ldr	r2, [pc, #192]	@ (8004fac <TIM_Base_SetConfig+0xcc>)
 8004eea:	4290      	cmp	r0, r2
 8004eec:	d012      	beq.n	8004f14 <TIM_Base_SetConfig+0x34>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eee:	4a30      	ldr	r2, [pc, #192]	@ (8004fb0 <TIM_Base_SetConfig+0xd0>)
 8004ef0:	4290      	cmp	r0, r2
 8004ef2:	d03d      	beq.n	8004f70 <TIM_Base_SetConfig+0x90>
 8004ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8004fb4 <TIM_Base_SetConfig+0xd4>)
 8004ef6:	4290      	cmp	r0, r2
 8004ef8:	d048      	beq.n	8004f8c <TIM_Base_SetConfig+0xac>
 8004efa:	4a2f      	ldr	r2, [pc, #188]	@ (8004fb8 <TIM_Base_SetConfig+0xd8>)
 8004efc:	4290      	cmp	r0, r2
 8004efe:	d029      	beq.n	8004f54 <TIM_Base_SetConfig+0x74>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f00:	2280      	movs	r2, #128	@ 0x80
 8004f02:	4393      	bics	r3, r2
 8004f04:	694a      	ldr	r2, [r1, #20]
 8004f06:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8004f08:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f0a:	688b      	ldr	r3, [r1, #8]
 8004f0c:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f0e:	680b      	ldr	r3, [r1, #0]
 8004f10:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f12:	e015      	b.n	8004f40 <TIM_Base_SetConfig+0x60>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f14:	2270      	movs	r2, #112	@ 0x70
 8004f16:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004f18:	684a      	ldr	r2, [r1, #4]
 8004f1a:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f1c:	4a27      	ldr	r2, [pc, #156]	@ (8004fbc <TIM_Base_SetConfig+0xdc>)
 8004f1e:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f20:	68ca      	ldr	r2, [r1, #12]
 8004f22:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f24:	2280      	movs	r2, #128	@ 0x80
 8004f26:	4393      	bics	r3, r2
 8004f28:	694a      	ldr	r2, [r1, #20]
 8004f2a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004f2c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f2e:	688b      	ldr	r3, [r1, #8]
 8004f30:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004f32:	680b      	ldr	r3, [r1, #0]
 8004f34:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f36:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa8 <TIM_Base_SetConfig+0xc8>)
 8004f38:	4298      	cmp	r0, r3
 8004f3a:	d101      	bne.n	8004f40 <TIM_Base_SetConfig+0x60>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f3c:	690b      	ldr	r3, [r1, #16]
 8004f3e:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f40:	2301      	movs	r3, #1
 8004f42:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f44:	6902      	ldr	r2, [r0, #16]
 8004f46:	4213      	tst	r3, r2
 8004f48:	d003      	beq.n	8004f52 <TIM_Base_SetConfig+0x72>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f4a:	6903      	ldr	r3, [r0, #16]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	4393      	bics	r3, r2
 8004f50:	6103      	str	r3, [r0, #16]
  }
}
 8004f52:	4770      	bx	lr
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f54:	4a19      	ldr	r2, [pc, #100]	@ (8004fbc <TIM_Base_SetConfig+0xdc>)
 8004f56:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f58:	68ca      	ldr	r2, [r1, #12]
 8004f5a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f5c:	2280      	movs	r2, #128	@ 0x80
 8004f5e:	4393      	bics	r3, r2
 8004f60:	694a      	ldr	r2, [r1, #20]
 8004f62:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004f64:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f66:	688b      	ldr	r3, [r1, #8]
 8004f68:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004f6a:	680b      	ldr	r3, [r1, #0]
 8004f6c:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f6e:	e7e5      	b.n	8004f3c <TIM_Base_SetConfig+0x5c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f70:	4a12      	ldr	r2, [pc, #72]	@ (8004fbc <TIM_Base_SetConfig+0xdc>)
 8004f72:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f74:	68ca      	ldr	r2, [r1, #12]
 8004f76:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f78:	2280      	movs	r2, #128	@ 0x80
 8004f7a:	4393      	bics	r3, r2
 8004f7c:	694a      	ldr	r2, [r1, #20]
 8004f7e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004f80:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f82:	688b      	ldr	r3, [r1, #8]
 8004f84:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004f86:	680b      	ldr	r3, [r1, #0]
 8004f88:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f8a:	e7d9      	b.n	8004f40 <TIM_Base_SetConfig+0x60>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f8c:	4a0b      	ldr	r2, [pc, #44]	@ (8004fbc <TIM_Base_SetConfig+0xdc>)
 8004f8e:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f90:	68ca      	ldr	r2, [r1, #12]
 8004f92:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f94:	2280      	movs	r2, #128	@ 0x80
 8004f96:	4393      	bics	r3, r2
 8004f98:	694a      	ldr	r2, [r1, #20]
 8004f9a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004f9c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f9e:	688b      	ldr	r3, [r1, #8]
 8004fa0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fa2:	680b      	ldr	r3, [r1, #0]
 8004fa4:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fa6:	e7c9      	b.n	8004f3c <TIM_Base_SetConfig+0x5c>
 8004fa8:	40012c00 	.word	0x40012c00
 8004fac:	40000400 	.word	0x40000400
 8004fb0:	40002000 	.word	0x40002000
 8004fb4:	40014400 	.word	0x40014400
 8004fb8:	40014800 	.word	0x40014800
 8004fbc:	fffffcff 	.word	0xfffffcff

08004fc0 <HAL_TIM_Base_Init>:
{
 8004fc0:	b570      	push	{r4, r5, r6, lr}
 8004fc2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8004fc4:	d02a      	beq.n	800501c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004fc6:	233d      	movs	r3, #61	@ 0x3d
 8004fc8:	5cc3      	ldrb	r3, [r0, r3]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d020      	beq.n	8005010 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8004fce:	253d      	movs	r5, #61	@ 0x3d
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd4:	0021      	movs	r1, r4
 8004fd6:	c901      	ldmia	r1!, {r0}
 8004fd8:	f7ff ff82 	bl	8004ee0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	2248      	movs	r2, #72	@ 0x48
 8004fe0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe2:	3a0a      	subs	r2, #10
 8004fe4:	54a3      	strb	r3, [r4, r2]
 8004fe6:	3201      	adds	r2, #1
 8004fe8:	54a3      	strb	r3, [r4, r2]
 8004fea:	3201      	adds	r2, #1
 8004fec:	54a3      	strb	r3, [r4, r2]
 8004fee:	3201      	adds	r2, #1
 8004ff0:	54a3      	strb	r3, [r4, r2]
 8004ff2:	3201      	adds	r2, #1
 8004ff4:	54a3      	strb	r3, [r4, r2]
 8004ff6:	3201      	adds	r2, #1
 8004ff8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffa:	3201      	adds	r2, #1
 8004ffc:	54a3      	strb	r3, [r4, r2]
 8004ffe:	3201      	adds	r2, #1
 8005000:	54a3      	strb	r3, [r4, r2]
 8005002:	3201      	adds	r2, #1
 8005004:	54a3      	strb	r3, [r4, r2]
 8005006:	3201      	adds	r2, #1
 8005008:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800500a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800500c:	2000      	movs	r0, #0
}
 800500e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005010:	333c      	adds	r3, #60	@ 0x3c
 8005012:	2200      	movs	r2, #0
 8005014:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005016:	f7fd f9e5 	bl	80023e4 <HAL_TIM_Base_MspInit>
 800501a:	e7d8      	b.n	8004fce <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 800501c:	2001      	movs	r0, #1
 800501e:	e7f6      	b.n	800500e <HAL_TIM_Base_Init+0x4e>

08005020 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005020:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005022:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005024:	4d03      	ldr	r5, [pc, #12]	@ (8005034 <TIM_ETR_SetConfig+0x14>)
 8005026:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005028:	021b      	lsls	r3, r3, #8
 800502a:	430a      	orrs	r2, r1
 800502c:	4313      	orrs	r3, r2
 800502e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005030:	6083      	str	r3, [r0, #8]
}
 8005032:	bd30      	pop	{r4, r5, pc}
 8005034:	ffff00ff 	.word	0xffff00ff

08005038 <HAL_TIM_ConfigClockSource>:
{
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800503c:	233c      	movs	r3, #60	@ 0x3c
 800503e:	5cc3      	ldrb	r3, [r0, r3]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d100      	bne.n	8005046 <HAL_TIM_ConfigClockSource+0xe>
 8005044:	e0ad      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x16a>
 8005046:	233c      	movs	r3, #60	@ 0x3c
 8005048:	2201      	movs	r2, #1
 800504a:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	3301      	adds	r3, #1
 800504e:	3201      	adds	r2, #1
 8005050:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8005052:	6802      	ldr	r2, [r0, #0]
 8005054:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005056:	4854      	ldr	r0, [pc, #336]	@ (80051a8 <HAL_TIM_ConfigClockSource+0x170>)
 8005058:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800505a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800505c:	680b      	ldr	r3, [r1, #0]
 800505e:	2b60      	cmp	r3, #96	@ 0x60
 8005060:	d064      	beq.n	800512c <HAL_TIM_ConfigClockSource+0xf4>
 8005062:	d838      	bhi.n	80050d6 <HAL_TIM_ConfigClockSource+0x9e>
 8005064:	2b40      	cmp	r3, #64	@ 0x40
 8005066:	d100      	bne.n	800506a <HAL_TIM_ConfigClockSource+0x32>
 8005068:	e07c      	b.n	8005164 <HAL_TIM_ConfigClockSource+0x12c>
 800506a:	d816      	bhi.n	800509a <HAL_TIM_ConfigClockSource+0x62>
 800506c:	2b20      	cmp	r3, #32
 800506e:	d006      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x46>
 8005070:	d80f      	bhi.n	8005092 <HAL_TIM_ConfigClockSource+0x5a>
 8005072:	2210      	movs	r2, #16
 8005074:	0019      	movs	r1, r3
 8005076:	4391      	bics	r1, r2
 8005078:	2001      	movs	r0, #1
 800507a:	2900      	cmp	r1, #0
 800507c:	d141      	bne.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800507e:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005080:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005082:	484a      	ldr	r0, [pc, #296]	@ (80051ac <HAL_TIM_ConfigClockSource+0x174>)
 8005084:	4002      	ands	r2, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005086:	4313      	orrs	r3, r2
 8005088:	2207      	movs	r2, #7
 800508a:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 800508c:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800508e:	2000      	movs	r0, #0
}
 8005090:	e037      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
  switch (sClockSourceConfig->ClockSource)
 8005092:	2001      	movs	r0, #1
 8005094:	2b30      	cmp	r3, #48	@ 0x30
 8005096:	d0f2      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x46>
 8005098:	e033      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
 800509a:	2001      	movs	r0, #1
 800509c:	2b50      	cmp	r3, #80	@ 0x50
 800509e:	d130      	bne.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050a0:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 80050a2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80050a4:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80050a6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050a8:	6a1d      	ldr	r5, [r3, #32]
 80050aa:	2601      	movs	r6, #1
 80050ac:	43b5      	bics	r5, r6
 80050ae:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050b0:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050b2:	36ef      	adds	r6, #239	@ 0xef
 80050b4:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050b6:	0112      	lsls	r2, r2, #4
 80050b8:	432a      	orrs	r2, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050ba:	250a      	movs	r5, #10
 80050bc:	43a9      	bics	r1, r5
  tmpccer |= TIM_ICPolarity;
 80050be:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80050c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c2:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80050c6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80050c8:	4938      	ldr	r1, [pc, #224]	@ (80051ac <HAL_TIM_ConfigClockSource+0x174>)
 80050ca:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050cc:	2157      	movs	r1, #87	@ 0x57
 80050ce:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80050d0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80050d2:	2000      	movs	r0, #0
}
 80050d4:	e015      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
  switch (sClockSourceConfig->ClockSource)
 80050d6:	2280      	movs	r2, #128	@ 0x80
 80050d8:	0152      	lsls	r2, r2, #5
 80050da:	4293      	cmp	r3, r2
 80050dc:	d05d      	beq.n	800519a <HAL_TIM_ConfigClockSource+0x162>
 80050de:	2280      	movs	r2, #128	@ 0x80
 80050e0:	0192      	lsls	r2, r2, #6
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d014      	beq.n	8005110 <HAL_TIM_ConfigClockSource+0xd8>
 80050e6:	2b70      	cmp	r3, #112	@ 0x70
 80050e8:	d159      	bne.n	800519e <HAL_TIM_ConfigClockSource+0x166>
      TIM_ETR_SetConfig(htim->Instance,
 80050ea:	68cb      	ldr	r3, [r1, #12]
 80050ec:	684a      	ldr	r2, [r1, #4]
 80050ee:	6889      	ldr	r1, [r1, #8]
 80050f0:	6820      	ldr	r0, [r4, #0]
 80050f2:	f7ff ff95 	bl	8005020 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80050f6:	6822      	ldr	r2, [r4, #0]
 80050f8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050fa:	2177      	movs	r1, #119	@ 0x77
 80050fc:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80050fe:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005100:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005102:	233d      	movs	r3, #61	@ 0x3d
 8005104:	2201      	movs	r2, #1
 8005106:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8005108:	3b01      	subs	r3, #1
 800510a:	2200      	movs	r2, #0
 800510c:	54e2      	strb	r2, [r4, r3]
}
 800510e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8005110:	68cb      	ldr	r3, [r1, #12]
 8005112:	684a      	ldr	r2, [r1, #4]
 8005114:	6889      	ldr	r1, [r1, #8]
 8005116:	6820      	ldr	r0, [r4, #0]
 8005118:	f7ff ff82 	bl	8005020 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800511c:	6822      	ldr	r2, [r4, #0]
 800511e:	6891      	ldr	r1, [r2, #8]
 8005120:	2380      	movs	r3, #128	@ 0x80
 8005122:	01db      	lsls	r3, r3, #7
 8005124:	430b      	orrs	r3, r1
 8005126:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005128:	2000      	movs	r0, #0
      break;
 800512a:	e7ea      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800512c:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800512e:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005130:	68c9      	ldr	r1, [r1, #12]
  tmpccer = TIMx->CCER;
 8005132:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005134:	6a1d      	ldr	r5, [r3, #32]
 8005136:	2610      	movs	r6, #16
 8005138:	43b5      	bics	r5, r6
 800513a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800513c:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800513e:	4e1c      	ldr	r6, [pc, #112]	@ (80051b0 <HAL_TIM_ConfigClockSource+0x178>)
 8005140:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005142:	0309      	lsls	r1, r1, #12
 8005144:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005146:	25a0      	movs	r5, #160	@ 0xa0
 8005148:	43a8      	bics	r0, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 800514a:	0112      	lsls	r2, r2, #4
 800514c:	4302      	orrs	r2, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800514e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005150:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005152:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005154:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005156:	4915      	ldr	r1, [pc, #84]	@ (80051ac <HAL_TIM_ConfigClockSource+0x174>)
 8005158:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800515a:	2167      	movs	r1, #103	@ 0x67
 800515c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800515e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005160:	2000      	movs	r0, #0
}
 8005162:	e7ce      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005164:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 8005166:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005168:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 800516a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800516c:	6a1d      	ldr	r5, [r3, #32]
 800516e:	2601      	movs	r6, #1
 8005170:	43b5      	bics	r5, r6
 8005172:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005174:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005176:	36ef      	adds	r6, #239	@ 0xef
 8005178:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800517a:	0112      	lsls	r2, r2, #4
 800517c:	432a      	orrs	r2, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800517e:	250a      	movs	r5, #10
 8005180:	43a9      	bics	r1, r5
  tmpccer |= TIM_ICPolarity;
 8005182:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005184:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005186:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005188:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800518a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800518c:	4907      	ldr	r1, [pc, #28]	@ (80051ac <HAL_TIM_ConfigClockSource+0x174>)
 800518e:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005190:	2147      	movs	r1, #71	@ 0x47
 8005192:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005194:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005196:	2000      	movs	r0, #0
}
 8005198:	e7b3      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
  HAL_StatusTypeDef status = HAL_OK;
 800519a:	2000      	movs	r0, #0
 800519c:	e7b1      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
  switch (sClockSourceConfig->ClockSource)
 800519e:	2001      	movs	r0, #1
 80051a0:	e7af      	b.n	8005102 <HAL_TIM_ConfigClockSource+0xca>
  __HAL_LOCK(htim);
 80051a2:	2002      	movs	r0, #2
 80051a4:	e7b3      	b.n	800510e <HAL_TIM_ConfigClockSource+0xd6>
 80051a6:	46c0      	nop			@ (mov r8, r8)
 80051a8:	ffce0088 	.word	0xffce0088
 80051ac:	ffcfff8f 	.word	0xffcfff8f
 80051b0:	ffff0fff 	.word	0xffff0fff

080051b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b4:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051b6:	233c      	movs	r3, #60	@ 0x3c
 80051b8:	5cc3      	ldrb	r3, [r0, r3]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d029      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80051be:	233c      	movs	r3, #60	@ 0x3c
 80051c0:	2201      	movs	r2, #1
 80051c2:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	3301      	adds	r3, #1
 80051c6:	3201      	adds	r2, #1
 80051c8:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051ca:	6802      	ldr	r2, [r0, #0]
 80051cc:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051ce:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051d0:	4d11      	ldr	r5, [pc, #68]	@ (8005218 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80051d2:	42aa      	cmp	r2, r5
 80051d4:	d018      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051d6:	2570      	movs	r5, #112	@ 0x70
 80051d8:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051da:	680d      	ldr	r5, [r1, #0]
 80051dc:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051de:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e0:	6803      	ldr	r3, [r0, #0]
 80051e2:	4a0d      	ldr	r2, [pc, #52]	@ (8005218 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d002      	beq.n	80051ee <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80051e8:	4a0c      	ldr	r2, [pc, #48]	@ (800521c <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d104      	bne.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051ee:	2280      	movs	r2, #128	@ 0x80
 80051f0:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051f2:	688a      	ldr	r2, [r1, #8]
 80051f4:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051f6:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051f8:	233d      	movs	r3, #61	@ 0x3d
 80051fa:	2201      	movs	r2, #1
 80051fc:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80051fe:	3b01      	subs	r3, #1
 8005200:	2200      	movs	r2, #0
 8005202:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8005204:	2000      	movs	r0, #0
}
 8005206:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005208:	4d05      	ldr	r5, [pc, #20]	@ (8005220 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 800520a:	402b      	ands	r3, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800520c:	684d      	ldr	r5, [r1, #4]
 800520e:	432b      	orrs	r3, r5
 8005210:	e7e1      	b.n	80051d6 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8005212:	2002      	movs	r0, #2
 8005214:	e7f7      	b.n	8005206 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8005216:	46c0      	nop			@ (mov r8, r8)
 8005218:	40012c00 	.word	0x40012c00
 800521c:	40000400 	.word	0x40000400
 8005220:	ff0fffff 	.word	0xff0fffff

08005224 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005224:	4770      	bx	lr

08005226 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005226:	4770      	bx	lr

08005228 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005228:	4770      	bx	lr
	...

0800522c <sniprintf>:
 800522c:	b40c      	push	{r2, r3}
 800522e:	b530      	push	{r4, r5, lr}
 8005230:	4b18      	ldr	r3, [pc, #96]	@ (8005294 <sniprintf+0x68>)
 8005232:	000c      	movs	r4, r1
 8005234:	681d      	ldr	r5, [r3, #0]
 8005236:	b09d      	sub	sp, #116	@ 0x74
 8005238:	2900      	cmp	r1, #0
 800523a:	da08      	bge.n	800524e <sniprintf+0x22>
 800523c:	238b      	movs	r3, #139	@ 0x8b
 800523e:	2001      	movs	r0, #1
 8005240:	602b      	str	r3, [r5, #0]
 8005242:	4240      	negs	r0, r0
 8005244:	b01d      	add	sp, #116	@ 0x74
 8005246:	bc30      	pop	{r4, r5}
 8005248:	bc08      	pop	{r3}
 800524a:	b002      	add	sp, #8
 800524c:	4718      	bx	r3
 800524e:	2382      	movs	r3, #130	@ 0x82
 8005250:	466a      	mov	r2, sp
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	8293      	strh	r3, [r2, #20]
 8005256:	2300      	movs	r3, #0
 8005258:	9002      	str	r0, [sp, #8]
 800525a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800525c:	9006      	str	r0, [sp, #24]
 800525e:	4299      	cmp	r1, r3
 8005260:	d000      	beq.n	8005264 <sniprintf+0x38>
 8005262:	1e4b      	subs	r3, r1, #1
 8005264:	9304      	str	r3, [sp, #16]
 8005266:	9307      	str	r3, [sp, #28]
 8005268:	2301      	movs	r3, #1
 800526a:	466a      	mov	r2, sp
 800526c:	425b      	negs	r3, r3
 800526e:	82d3      	strh	r3, [r2, #22]
 8005270:	0028      	movs	r0, r5
 8005272:	ab21      	add	r3, sp, #132	@ 0x84
 8005274:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005276:	a902      	add	r1, sp, #8
 8005278:	9301      	str	r3, [sp, #4]
 800527a:	f000 f8c3 	bl	8005404 <_svfiprintf_r>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	da01      	bge.n	8005286 <sniprintf+0x5a>
 8005282:	238b      	movs	r3, #139	@ 0x8b
 8005284:	602b      	str	r3, [r5, #0]
 8005286:	2c00      	cmp	r4, #0
 8005288:	d0dc      	beq.n	8005244 <sniprintf+0x18>
 800528a:	2200      	movs	r2, #0
 800528c:	9b02      	ldr	r3, [sp, #8]
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	e7d8      	b.n	8005244 <sniprintf+0x18>
 8005292:	46c0      	nop			@ (mov r8, r8)
 8005294:	20000024 	.word	0x20000024

08005298 <siprintf>:
 8005298:	b40e      	push	{r1, r2, r3}
 800529a:	b510      	push	{r4, lr}
 800529c:	2400      	movs	r4, #0
 800529e:	490c      	ldr	r1, [pc, #48]	@ (80052d0 <siprintf+0x38>)
 80052a0:	b09d      	sub	sp, #116	@ 0x74
 80052a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80052a4:	9002      	str	r0, [sp, #8]
 80052a6:	9006      	str	r0, [sp, #24]
 80052a8:	9107      	str	r1, [sp, #28]
 80052aa:	9104      	str	r1, [sp, #16]
 80052ac:	4809      	ldr	r0, [pc, #36]	@ (80052d4 <siprintf+0x3c>)
 80052ae:	490a      	ldr	r1, [pc, #40]	@ (80052d8 <siprintf+0x40>)
 80052b0:	cb04      	ldmia	r3!, {r2}
 80052b2:	9105      	str	r1, [sp, #20]
 80052b4:	6800      	ldr	r0, [r0, #0]
 80052b6:	a902      	add	r1, sp, #8
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80052bc:	f000 f8a2 	bl	8005404 <_svfiprintf_r>
 80052c0:	9b02      	ldr	r3, [sp, #8]
 80052c2:	701c      	strb	r4, [r3, #0]
 80052c4:	b01d      	add	sp, #116	@ 0x74
 80052c6:	bc10      	pop	{r4}
 80052c8:	bc08      	pop	{r3}
 80052ca:	b003      	add	sp, #12
 80052cc:	4718      	bx	r3
 80052ce:	46c0      	nop			@ (mov r8, r8)
 80052d0:	7fffffff 	.word	0x7fffffff
 80052d4:	20000024 	.word	0x20000024
 80052d8:	ffff0208 	.word	0xffff0208

080052dc <memset>:
 80052dc:	0003      	movs	r3, r0
 80052de:	1882      	adds	r2, r0, r2
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d100      	bne.n	80052e6 <memset+0xa>
 80052e4:	4770      	bx	lr
 80052e6:	7019      	strb	r1, [r3, #0]
 80052e8:	3301      	adds	r3, #1
 80052ea:	e7f9      	b.n	80052e0 <memset+0x4>

080052ec <__errno>:
 80052ec:	4b01      	ldr	r3, [pc, #4]	@ (80052f4 <__errno+0x8>)
 80052ee:	6818      	ldr	r0, [r3, #0]
 80052f0:	4770      	bx	lr
 80052f2:	46c0      	nop			@ (mov r8, r8)
 80052f4:	20000024 	.word	0x20000024

080052f8 <__libc_init_array>:
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	2600      	movs	r6, #0
 80052fc:	4c0c      	ldr	r4, [pc, #48]	@ (8005330 <__libc_init_array+0x38>)
 80052fe:	4d0d      	ldr	r5, [pc, #52]	@ (8005334 <__libc_init_array+0x3c>)
 8005300:	1b64      	subs	r4, r4, r5
 8005302:	10a4      	asrs	r4, r4, #2
 8005304:	42a6      	cmp	r6, r4
 8005306:	d109      	bne.n	800531c <__libc_init_array+0x24>
 8005308:	2600      	movs	r6, #0
 800530a:	f000 fc61 	bl	8005bd0 <_init>
 800530e:	4c0a      	ldr	r4, [pc, #40]	@ (8005338 <__libc_init_array+0x40>)
 8005310:	4d0a      	ldr	r5, [pc, #40]	@ (800533c <__libc_init_array+0x44>)
 8005312:	1b64      	subs	r4, r4, r5
 8005314:	10a4      	asrs	r4, r4, #2
 8005316:	42a6      	cmp	r6, r4
 8005318:	d105      	bne.n	8005326 <__libc_init_array+0x2e>
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	00b3      	lsls	r3, r6, #2
 800531e:	58eb      	ldr	r3, [r5, r3]
 8005320:	4798      	blx	r3
 8005322:	3601      	adds	r6, #1
 8005324:	e7ee      	b.n	8005304 <__libc_init_array+0xc>
 8005326:	00b3      	lsls	r3, r6, #2
 8005328:	58eb      	ldr	r3, [r5, r3]
 800532a:	4798      	blx	r3
 800532c:	3601      	adds	r6, #1
 800532e:	e7f2      	b.n	8005316 <__libc_init_array+0x1e>
 8005330:	08007238 	.word	0x08007238
 8005334:	08007238 	.word	0x08007238
 8005338:	0800723c 	.word	0x0800723c
 800533c:	08007238 	.word	0x08007238

08005340 <__retarget_lock_acquire_recursive>:
 8005340:	4770      	bx	lr

08005342 <__retarget_lock_release_recursive>:
 8005342:	4770      	bx	lr

08005344 <__ssputs_r>:
 8005344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005346:	688e      	ldr	r6, [r1, #8]
 8005348:	b085      	sub	sp, #20
 800534a:	001f      	movs	r7, r3
 800534c:	000c      	movs	r4, r1
 800534e:	680b      	ldr	r3, [r1, #0]
 8005350:	9002      	str	r0, [sp, #8]
 8005352:	9203      	str	r2, [sp, #12]
 8005354:	42be      	cmp	r6, r7
 8005356:	d830      	bhi.n	80053ba <__ssputs_r+0x76>
 8005358:	210c      	movs	r1, #12
 800535a:	5e62      	ldrsh	r2, [r4, r1]
 800535c:	2190      	movs	r1, #144	@ 0x90
 800535e:	00c9      	lsls	r1, r1, #3
 8005360:	420a      	tst	r2, r1
 8005362:	d028      	beq.n	80053b6 <__ssputs_r+0x72>
 8005364:	2003      	movs	r0, #3
 8005366:	6921      	ldr	r1, [r4, #16]
 8005368:	1a5b      	subs	r3, r3, r1
 800536a:	9301      	str	r3, [sp, #4]
 800536c:	6963      	ldr	r3, [r4, #20]
 800536e:	4343      	muls	r3, r0
 8005370:	9801      	ldr	r0, [sp, #4]
 8005372:	0fdd      	lsrs	r5, r3, #31
 8005374:	18ed      	adds	r5, r5, r3
 8005376:	1c7b      	adds	r3, r7, #1
 8005378:	181b      	adds	r3, r3, r0
 800537a:	106d      	asrs	r5, r5, #1
 800537c:	42ab      	cmp	r3, r5
 800537e:	d900      	bls.n	8005382 <__ssputs_r+0x3e>
 8005380:	001d      	movs	r5, r3
 8005382:	0552      	lsls	r2, r2, #21
 8005384:	d528      	bpl.n	80053d8 <__ssputs_r+0x94>
 8005386:	0029      	movs	r1, r5
 8005388:	9802      	ldr	r0, [sp, #8]
 800538a:	f000 f95b 	bl	8005644 <_malloc_r>
 800538e:	1e06      	subs	r6, r0, #0
 8005390:	d02c      	beq.n	80053ec <__ssputs_r+0xa8>
 8005392:	9a01      	ldr	r2, [sp, #4]
 8005394:	6921      	ldr	r1, [r4, #16]
 8005396:	f000 fbc0 	bl	8005b1a <memcpy>
 800539a:	89a2      	ldrh	r2, [r4, #12]
 800539c:	4b18      	ldr	r3, [pc, #96]	@ (8005400 <__ssputs_r+0xbc>)
 800539e:	401a      	ands	r2, r3
 80053a0:	2380      	movs	r3, #128	@ 0x80
 80053a2:	4313      	orrs	r3, r2
 80053a4:	81a3      	strh	r3, [r4, #12]
 80053a6:	9b01      	ldr	r3, [sp, #4]
 80053a8:	6126      	str	r6, [r4, #16]
 80053aa:	18f6      	adds	r6, r6, r3
 80053ac:	6026      	str	r6, [r4, #0]
 80053ae:	003e      	movs	r6, r7
 80053b0:	6165      	str	r5, [r4, #20]
 80053b2:	1aed      	subs	r5, r5, r3
 80053b4:	60a5      	str	r5, [r4, #8]
 80053b6:	42be      	cmp	r6, r7
 80053b8:	d900      	bls.n	80053bc <__ssputs_r+0x78>
 80053ba:	003e      	movs	r6, r7
 80053bc:	0032      	movs	r2, r6
 80053be:	9903      	ldr	r1, [sp, #12]
 80053c0:	6820      	ldr	r0, [r4, #0]
 80053c2:	f000 fb7b 	bl	8005abc <memmove>
 80053c6:	2000      	movs	r0, #0
 80053c8:	68a3      	ldr	r3, [r4, #8]
 80053ca:	1b9b      	subs	r3, r3, r6
 80053cc:	60a3      	str	r3, [r4, #8]
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	199b      	adds	r3, r3, r6
 80053d2:	6023      	str	r3, [r4, #0]
 80053d4:	b005      	add	sp, #20
 80053d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053d8:	002a      	movs	r2, r5
 80053da:	9802      	ldr	r0, [sp, #8]
 80053dc:	f000 fb3e 	bl	8005a5c <_realloc_r>
 80053e0:	1e06      	subs	r6, r0, #0
 80053e2:	d1e0      	bne.n	80053a6 <__ssputs_r+0x62>
 80053e4:	6921      	ldr	r1, [r4, #16]
 80053e6:	9802      	ldr	r0, [sp, #8]
 80053e8:	f000 fba0 	bl	8005b2c <_free_r>
 80053ec:	230c      	movs	r3, #12
 80053ee:	2001      	movs	r0, #1
 80053f0:	9a02      	ldr	r2, [sp, #8]
 80053f2:	4240      	negs	r0, r0
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	89a2      	ldrh	r2, [r4, #12]
 80053f8:	3334      	adds	r3, #52	@ 0x34
 80053fa:	4313      	orrs	r3, r2
 80053fc:	81a3      	strh	r3, [r4, #12]
 80053fe:	e7e9      	b.n	80053d4 <__ssputs_r+0x90>
 8005400:	fffffb7f 	.word	0xfffffb7f

08005404 <_svfiprintf_r>:
 8005404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005406:	b0a1      	sub	sp, #132	@ 0x84
 8005408:	9003      	str	r0, [sp, #12]
 800540a:	001d      	movs	r5, r3
 800540c:	898b      	ldrh	r3, [r1, #12]
 800540e:	000f      	movs	r7, r1
 8005410:	0016      	movs	r6, r2
 8005412:	061b      	lsls	r3, r3, #24
 8005414:	d511      	bpl.n	800543a <_svfiprintf_r+0x36>
 8005416:	690b      	ldr	r3, [r1, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10e      	bne.n	800543a <_svfiprintf_r+0x36>
 800541c:	2140      	movs	r1, #64	@ 0x40
 800541e:	f000 f911 	bl	8005644 <_malloc_r>
 8005422:	6038      	str	r0, [r7, #0]
 8005424:	6138      	str	r0, [r7, #16]
 8005426:	2800      	cmp	r0, #0
 8005428:	d105      	bne.n	8005436 <_svfiprintf_r+0x32>
 800542a:	230c      	movs	r3, #12
 800542c:	9a03      	ldr	r2, [sp, #12]
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	2001      	movs	r0, #1
 8005432:	4240      	negs	r0, r0
 8005434:	e0cf      	b.n	80055d6 <_svfiprintf_r+0x1d2>
 8005436:	2340      	movs	r3, #64	@ 0x40
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	2300      	movs	r3, #0
 800543c:	ac08      	add	r4, sp, #32
 800543e:	6163      	str	r3, [r4, #20]
 8005440:	3320      	adds	r3, #32
 8005442:	7663      	strb	r3, [r4, #25]
 8005444:	3310      	adds	r3, #16
 8005446:	76a3      	strb	r3, [r4, #26]
 8005448:	9507      	str	r5, [sp, #28]
 800544a:	0035      	movs	r5, r6
 800544c:	782b      	ldrb	r3, [r5, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <_svfiprintf_r+0x52>
 8005452:	2b25      	cmp	r3, #37	@ 0x25
 8005454:	d148      	bne.n	80054e8 <_svfiprintf_r+0xe4>
 8005456:	1bab      	subs	r3, r5, r6
 8005458:	9305      	str	r3, [sp, #20]
 800545a:	42b5      	cmp	r5, r6
 800545c:	d00b      	beq.n	8005476 <_svfiprintf_r+0x72>
 800545e:	0032      	movs	r2, r6
 8005460:	0039      	movs	r1, r7
 8005462:	9803      	ldr	r0, [sp, #12]
 8005464:	f7ff ff6e 	bl	8005344 <__ssputs_r>
 8005468:	3001      	adds	r0, #1
 800546a:	d100      	bne.n	800546e <_svfiprintf_r+0x6a>
 800546c:	e0ae      	b.n	80055cc <_svfiprintf_r+0x1c8>
 800546e:	6963      	ldr	r3, [r4, #20]
 8005470:	9a05      	ldr	r2, [sp, #20]
 8005472:	189b      	adds	r3, r3, r2
 8005474:	6163      	str	r3, [r4, #20]
 8005476:	782b      	ldrb	r3, [r5, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d100      	bne.n	800547e <_svfiprintf_r+0x7a>
 800547c:	e0a6      	b.n	80055cc <_svfiprintf_r+0x1c8>
 800547e:	2201      	movs	r2, #1
 8005480:	2300      	movs	r3, #0
 8005482:	4252      	negs	r2, r2
 8005484:	6062      	str	r2, [r4, #4]
 8005486:	a904      	add	r1, sp, #16
 8005488:	3254      	adds	r2, #84	@ 0x54
 800548a:	1852      	adds	r2, r2, r1
 800548c:	1c6e      	adds	r6, r5, #1
 800548e:	6023      	str	r3, [r4, #0]
 8005490:	60e3      	str	r3, [r4, #12]
 8005492:	60a3      	str	r3, [r4, #8]
 8005494:	7013      	strb	r3, [r2, #0]
 8005496:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005498:	4b54      	ldr	r3, [pc, #336]	@ (80055ec <_svfiprintf_r+0x1e8>)
 800549a:	2205      	movs	r2, #5
 800549c:	0018      	movs	r0, r3
 800549e:	7831      	ldrb	r1, [r6, #0]
 80054a0:	9305      	str	r3, [sp, #20]
 80054a2:	f000 fb2f 	bl	8005b04 <memchr>
 80054a6:	1c75      	adds	r5, r6, #1
 80054a8:	2800      	cmp	r0, #0
 80054aa:	d11f      	bne.n	80054ec <_svfiprintf_r+0xe8>
 80054ac:	6822      	ldr	r2, [r4, #0]
 80054ae:	06d3      	lsls	r3, r2, #27
 80054b0:	d504      	bpl.n	80054bc <_svfiprintf_r+0xb8>
 80054b2:	2353      	movs	r3, #83	@ 0x53
 80054b4:	a904      	add	r1, sp, #16
 80054b6:	185b      	adds	r3, r3, r1
 80054b8:	2120      	movs	r1, #32
 80054ba:	7019      	strb	r1, [r3, #0]
 80054bc:	0713      	lsls	r3, r2, #28
 80054be:	d504      	bpl.n	80054ca <_svfiprintf_r+0xc6>
 80054c0:	2353      	movs	r3, #83	@ 0x53
 80054c2:	a904      	add	r1, sp, #16
 80054c4:	185b      	adds	r3, r3, r1
 80054c6:	212b      	movs	r1, #43	@ 0x2b
 80054c8:	7019      	strb	r1, [r3, #0]
 80054ca:	7833      	ldrb	r3, [r6, #0]
 80054cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80054ce:	d016      	beq.n	80054fe <_svfiprintf_r+0xfa>
 80054d0:	0035      	movs	r5, r6
 80054d2:	2100      	movs	r1, #0
 80054d4:	200a      	movs	r0, #10
 80054d6:	68e3      	ldr	r3, [r4, #12]
 80054d8:	782a      	ldrb	r2, [r5, #0]
 80054da:	1c6e      	adds	r6, r5, #1
 80054dc:	3a30      	subs	r2, #48	@ 0x30
 80054de:	2a09      	cmp	r2, #9
 80054e0:	d950      	bls.n	8005584 <_svfiprintf_r+0x180>
 80054e2:	2900      	cmp	r1, #0
 80054e4:	d111      	bne.n	800550a <_svfiprintf_r+0x106>
 80054e6:	e017      	b.n	8005518 <_svfiprintf_r+0x114>
 80054e8:	3501      	adds	r5, #1
 80054ea:	e7af      	b.n	800544c <_svfiprintf_r+0x48>
 80054ec:	9b05      	ldr	r3, [sp, #20]
 80054ee:	6822      	ldr	r2, [r4, #0]
 80054f0:	1ac0      	subs	r0, r0, r3
 80054f2:	2301      	movs	r3, #1
 80054f4:	4083      	lsls	r3, r0
 80054f6:	4313      	orrs	r3, r2
 80054f8:	002e      	movs	r6, r5
 80054fa:	6023      	str	r3, [r4, #0]
 80054fc:	e7cc      	b.n	8005498 <_svfiprintf_r+0x94>
 80054fe:	9b07      	ldr	r3, [sp, #28]
 8005500:	1d19      	adds	r1, r3, #4
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	9107      	str	r1, [sp, #28]
 8005506:	2b00      	cmp	r3, #0
 8005508:	db01      	blt.n	800550e <_svfiprintf_r+0x10a>
 800550a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800550c:	e004      	b.n	8005518 <_svfiprintf_r+0x114>
 800550e:	425b      	negs	r3, r3
 8005510:	60e3      	str	r3, [r4, #12]
 8005512:	2302      	movs	r3, #2
 8005514:	4313      	orrs	r3, r2
 8005516:	6023      	str	r3, [r4, #0]
 8005518:	782b      	ldrb	r3, [r5, #0]
 800551a:	2b2e      	cmp	r3, #46	@ 0x2e
 800551c:	d10c      	bne.n	8005538 <_svfiprintf_r+0x134>
 800551e:	786b      	ldrb	r3, [r5, #1]
 8005520:	2b2a      	cmp	r3, #42	@ 0x2a
 8005522:	d134      	bne.n	800558e <_svfiprintf_r+0x18a>
 8005524:	9b07      	ldr	r3, [sp, #28]
 8005526:	3502      	adds	r5, #2
 8005528:	1d1a      	adds	r2, r3, #4
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	9207      	str	r2, [sp, #28]
 800552e:	2b00      	cmp	r3, #0
 8005530:	da01      	bge.n	8005536 <_svfiprintf_r+0x132>
 8005532:	2301      	movs	r3, #1
 8005534:	425b      	negs	r3, r3
 8005536:	9309      	str	r3, [sp, #36]	@ 0x24
 8005538:	4e2d      	ldr	r6, [pc, #180]	@ (80055f0 <_svfiprintf_r+0x1ec>)
 800553a:	2203      	movs	r2, #3
 800553c:	0030      	movs	r0, r6
 800553e:	7829      	ldrb	r1, [r5, #0]
 8005540:	f000 fae0 	bl	8005b04 <memchr>
 8005544:	2800      	cmp	r0, #0
 8005546:	d006      	beq.n	8005556 <_svfiprintf_r+0x152>
 8005548:	2340      	movs	r3, #64	@ 0x40
 800554a:	1b80      	subs	r0, r0, r6
 800554c:	4083      	lsls	r3, r0
 800554e:	6822      	ldr	r2, [r4, #0]
 8005550:	3501      	adds	r5, #1
 8005552:	4313      	orrs	r3, r2
 8005554:	6023      	str	r3, [r4, #0]
 8005556:	7829      	ldrb	r1, [r5, #0]
 8005558:	2206      	movs	r2, #6
 800555a:	4826      	ldr	r0, [pc, #152]	@ (80055f4 <_svfiprintf_r+0x1f0>)
 800555c:	1c6e      	adds	r6, r5, #1
 800555e:	7621      	strb	r1, [r4, #24]
 8005560:	f000 fad0 	bl	8005b04 <memchr>
 8005564:	2800      	cmp	r0, #0
 8005566:	d038      	beq.n	80055da <_svfiprintf_r+0x1d6>
 8005568:	4b23      	ldr	r3, [pc, #140]	@ (80055f8 <_svfiprintf_r+0x1f4>)
 800556a:	2b00      	cmp	r3, #0
 800556c:	d122      	bne.n	80055b4 <_svfiprintf_r+0x1b0>
 800556e:	2207      	movs	r2, #7
 8005570:	9b07      	ldr	r3, [sp, #28]
 8005572:	3307      	adds	r3, #7
 8005574:	4393      	bics	r3, r2
 8005576:	3308      	adds	r3, #8
 8005578:	9307      	str	r3, [sp, #28]
 800557a:	6963      	ldr	r3, [r4, #20]
 800557c:	9a04      	ldr	r2, [sp, #16]
 800557e:	189b      	adds	r3, r3, r2
 8005580:	6163      	str	r3, [r4, #20]
 8005582:	e762      	b.n	800544a <_svfiprintf_r+0x46>
 8005584:	4343      	muls	r3, r0
 8005586:	0035      	movs	r5, r6
 8005588:	2101      	movs	r1, #1
 800558a:	189b      	adds	r3, r3, r2
 800558c:	e7a4      	b.n	80054d8 <_svfiprintf_r+0xd4>
 800558e:	2300      	movs	r3, #0
 8005590:	200a      	movs	r0, #10
 8005592:	0019      	movs	r1, r3
 8005594:	3501      	adds	r5, #1
 8005596:	6063      	str	r3, [r4, #4]
 8005598:	782a      	ldrb	r2, [r5, #0]
 800559a:	1c6e      	adds	r6, r5, #1
 800559c:	3a30      	subs	r2, #48	@ 0x30
 800559e:	2a09      	cmp	r2, #9
 80055a0:	d903      	bls.n	80055aa <_svfiprintf_r+0x1a6>
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d0c8      	beq.n	8005538 <_svfiprintf_r+0x134>
 80055a6:	9109      	str	r1, [sp, #36]	@ 0x24
 80055a8:	e7c6      	b.n	8005538 <_svfiprintf_r+0x134>
 80055aa:	4341      	muls	r1, r0
 80055ac:	0035      	movs	r5, r6
 80055ae:	2301      	movs	r3, #1
 80055b0:	1889      	adds	r1, r1, r2
 80055b2:	e7f1      	b.n	8005598 <_svfiprintf_r+0x194>
 80055b4:	aa07      	add	r2, sp, #28
 80055b6:	9200      	str	r2, [sp, #0]
 80055b8:	0021      	movs	r1, r4
 80055ba:	003a      	movs	r2, r7
 80055bc:	4b0f      	ldr	r3, [pc, #60]	@ (80055fc <_svfiprintf_r+0x1f8>)
 80055be:	9803      	ldr	r0, [sp, #12]
 80055c0:	e000      	b.n	80055c4 <_svfiprintf_r+0x1c0>
 80055c2:	bf00      	nop
 80055c4:	9004      	str	r0, [sp, #16]
 80055c6:	9b04      	ldr	r3, [sp, #16]
 80055c8:	3301      	adds	r3, #1
 80055ca:	d1d6      	bne.n	800557a <_svfiprintf_r+0x176>
 80055cc:	89bb      	ldrh	r3, [r7, #12]
 80055ce:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80055d0:	065b      	lsls	r3, r3, #25
 80055d2:	d500      	bpl.n	80055d6 <_svfiprintf_r+0x1d2>
 80055d4:	e72c      	b.n	8005430 <_svfiprintf_r+0x2c>
 80055d6:	b021      	add	sp, #132	@ 0x84
 80055d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055da:	aa07      	add	r2, sp, #28
 80055dc:	9200      	str	r2, [sp, #0]
 80055de:	0021      	movs	r1, r4
 80055e0:	003a      	movs	r2, r7
 80055e2:	4b06      	ldr	r3, [pc, #24]	@ (80055fc <_svfiprintf_r+0x1f8>)
 80055e4:	9803      	ldr	r0, [sp, #12]
 80055e6:	f000 f91d 	bl	8005824 <_printf_i>
 80055ea:	e7eb      	b.n	80055c4 <_svfiprintf_r+0x1c0>
 80055ec:	08007204 	.word	0x08007204
 80055f0:	0800720a 	.word	0x0800720a
 80055f4:	0800720e 	.word	0x0800720e
 80055f8:	00000000 	.word	0x00000000
 80055fc:	08005345 	.word	0x08005345

08005600 <sbrk_aligned>:
 8005600:	b570      	push	{r4, r5, r6, lr}
 8005602:	4e0f      	ldr	r6, [pc, #60]	@ (8005640 <sbrk_aligned+0x40>)
 8005604:	000d      	movs	r5, r1
 8005606:	6831      	ldr	r1, [r6, #0]
 8005608:	0004      	movs	r4, r0
 800560a:	2900      	cmp	r1, #0
 800560c:	d102      	bne.n	8005614 <sbrk_aligned+0x14>
 800560e:	f000 fa67 	bl	8005ae0 <_sbrk_r>
 8005612:	6030      	str	r0, [r6, #0]
 8005614:	0029      	movs	r1, r5
 8005616:	0020      	movs	r0, r4
 8005618:	f000 fa62 	bl	8005ae0 <_sbrk_r>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d103      	bne.n	8005628 <sbrk_aligned+0x28>
 8005620:	2501      	movs	r5, #1
 8005622:	426d      	negs	r5, r5
 8005624:	0028      	movs	r0, r5
 8005626:	bd70      	pop	{r4, r5, r6, pc}
 8005628:	2303      	movs	r3, #3
 800562a:	1cc5      	adds	r5, r0, #3
 800562c:	439d      	bics	r5, r3
 800562e:	42a8      	cmp	r0, r5
 8005630:	d0f8      	beq.n	8005624 <sbrk_aligned+0x24>
 8005632:	1a29      	subs	r1, r5, r0
 8005634:	0020      	movs	r0, r4
 8005636:	f000 fa53 	bl	8005ae0 <_sbrk_r>
 800563a:	3001      	adds	r0, #1
 800563c:	d1f2      	bne.n	8005624 <sbrk_aligned+0x24>
 800563e:	e7ef      	b.n	8005620 <sbrk_aligned+0x20>
 8005640:	2000084c 	.word	0x2000084c

08005644 <_malloc_r>:
 8005644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005646:	2203      	movs	r2, #3
 8005648:	1ccb      	adds	r3, r1, #3
 800564a:	4393      	bics	r3, r2
 800564c:	3308      	adds	r3, #8
 800564e:	0005      	movs	r5, r0
 8005650:	001f      	movs	r7, r3
 8005652:	2b0c      	cmp	r3, #12
 8005654:	d234      	bcs.n	80056c0 <_malloc_r+0x7c>
 8005656:	270c      	movs	r7, #12
 8005658:	42b9      	cmp	r1, r7
 800565a:	d833      	bhi.n	80056c4 <_malloc_r+0x80>
 800565c:	0028      	movs	r0, r5
 800565e:	f000 f9ed 	bl	8005a3c <__malloc_lock>
 8005662:	4e37      	ldr	r6, [pc, #220]	@ (8005740 <_malloc_r+0xfc>)
 8005664:	6833      	ldr	r3, [r6, #0]
 8005666:	001c      	movs	r4, r3
 8005668:	2c00      	cmp	r4, #0
 800566a:	d12f      	bne.n	80056cc <_malloc_r+0x88>
 800566c:	0039      	movs	r1, r7
 800566e:	0028      	movs	r0, r5
 8005670:	f7ff ffc6 	bl	8005600 <sbrk_aligned>
 8005674:	0004      	movs	r4, r0
 8005676:	1c43      	adds	r3, r0, #1
 8005678:	d15f      	bne.n	800573a <_malloc_r+0xf6>
 800567a:	6834      	ldr	r4, [r6, #0]
 800567c:	9400      	str	r4, [sp, #0]
 800567e:	9b00      	ldr	r3, [sp, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d14a      	bne.n	800571a <_malloc_r+0xd6>
 8005684:	2c00      	cmp	r4, #0
 8005686:	d052      	beq.n	800572e <_malloc_r+0xea>
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	0028      	movs	r0, r5
 800568c:	18e3      	adds	r3, r4, r3
 800568e:	9900      	ldr	r1, [sp, #0]
 8005690:	9301      	str	r3, [sp, #4]
 8005692:	f000 fa25 	bl	8005ae0 <_sbrk_r>
 8005696:	9b01      	ldr	r3, [sp, #4]
 8005698:	4283      	cmp	r3, r0
 800569a:	d148      	bne.n	800572e <_malloc_r+0xea>
 800569c:	6823      	ldr	r3, [r4, #0]
 800569e:	0028      	movs	r0, r5
 80056a0:	1aff      	subs	r7, r7, r3
 80056a2:	0039      	movs	r1, r7
 80056a4:	f7ff ffac 	bl	8005600 <sbrk_aligned>
 80056a8:	3001      	adds	r0, #1
 80056aa:	d040      	beq.n	800572e <_malloc_r+0xea>
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	19db      	adds	r3, r3, r7
 80056b0:	6023      	str	r3, [r4, #0]
 80056b2:	6833      	ldr	r3, [r6, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	d133      	bne.n	8005722 <_malloc_r+0xde>
 80056ba:	9b00      	ldr	r3, [sp, #0]
 80056bc:	6033      	str	r3, [r6, #0]
 80056be:	e019      	b.n	80056f4 <_malloc_r+0xb0>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	dac9      	bge.n	8005658 <_malloc_r+0x14>
 80056c4:	230c      	movs	r3, #12
 80056c6:	602b      	str	r3, [r5, #0]
 80056c8:	2000      	movs	r0, #0
 80056ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056cc:	6821      	ldr	r1, [r4, #0]
 80056ce:	1bc9      	subs	r1, r1, r7
 80056d0:	d420      	bmi.n	8005714 <_malloc_r+0xd0>
 80056d2:	290b      	cmp	r1, #11
 80056d4:	d90a      	bls.n	80056ec <_malloc_r+0xa8>
 80056d6:	19e2      	adds	r2, r4, r7
 80056d8:	6027      	str	r7, [r4, #0]
 80056da:	42a3      	cmp	r3, r4
 80056dc:	d104      	bne.n	80056e8 <_malloc_r+0xa4>
 80056de:	6032      	str	r2, [r6, #0]
 80056e0:	6863      	ldr	r3, [r4, #4]
 80056e2:	6011      	str	r1, [r2, #0]
 80056e4:	6053      	str	r3, [r2, #4]
 80056e6:	e005      	b.n	80056f4 <_malloc_r+0xb0>
 80056e8:	605a      	str	r2, [r3, #4]
 80056ea:	e7f9      	b.n	80056e0 <_malloc_r+0x9c>
 80056ec:	6862      	ldr	r2, [r4, #4]
 80056ee:	42a3      	cmp	r3, r4
 80056f0:	d10e      	bne.n	8005710 <_malloc_r+0xcc>
 80056f2:	6032      	str	r2, [r6, #0]
 80056f4:	0028      	movs	r0, r5
 80056f6:	f000 f9a9 	bl	8005a4c <__malloc_unlock>
 80056fa:	0020      	movs	r0, r4
 80056fc:	2207      	movs	r2, #7
 80056fe:	300b      	adds	r0, #11
 8005700:	1d23      	adds	r3, r4, #4
 8005702:	4390      	bics	r0, r2
 8005704:	1ac2      	subs	r2, r0, r3
 8005706:	4298      	cmp	r0, r3
 8005708:	d0df      	beq.n	80056ca <_malloc_r+0x86>
 800570a:	1a1b      	subs	r3, r3, r0
 800570c:	50a3      	str	r3, [r4, r2]
 800570e:	e7dc      	b.n	80056ca <_malloc_r+0x86>
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	e7ef      	b.n	80056f4 <_malloc_r+0xb0>
 8005714:	0023      	movs	r3, r4
 8005716:	6864      	ldr	r4, [r4, #4]
 8005718:	e7a6      	b.n	8005668 <_malloc_r+0x24>
 800571a:	9c00      	ldr	r4, [sp, #0]
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	e7ad      	b.n	800567e <_malloc_r+0x3a>
 8005722:	001a      	movs	r2, r3
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	42a3      	cmp	r3, r4
 8005728:	d1fb      	bne.n	8005722 <_malloc_r+0xde>
 800572a:	2300      	movs	r3, #0
 800572c:	e7da      	b.n	80056e4 <_malloc_r+0xa0>
 800572e:	230c      	movs	r3, #12
 8005730:	0028      	movs	r0, r5
 8005732:	602b      	str	r3, [r5, #0]
 8005734:	f000 f98a 	bl	8005a4c <__malloc_unlock>
 8005738:	e7c6      	b.n	80056c8 <_malloc_r+0x84>
 800573a:	6007      	str	r7, [r0, #0]
 800573c:	e7da      	b.n	80056f4 <_malloc_r+0xb0>
 800573e:	46c0      	nop			@ (mov r8, r8)
 8005740:	20000850 	.word	0x20000850

08005744 <_printf_common>:
 8005744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005746:	0016      	movs	r6, r2
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	688a      	ldr	r2, [r1, #8]
 800574c:	690b      	ldr	r3, [r1, #16]
 800574e:	000c      	movs	r4, r1
 8005750:	9000      	str	r0, [sp, #0]
 8005752:	4293      	cmp	r3, r2
 8005754:	da00      	bge.n	8005758 <_printf_common+0x14>
 8005756:	0013      	movs	r3, r2
 8005758:	0022      	movs	r2, r4
 800575a:	6033      	str	r3, [r6, #0]
 800575c:	3243      	adds	r2, #67	@ 0x43
 800575e:	7812      	ldrb	r2, [r2, #0]
 8005760:	2a00      	cmp	r2, #0
 8005762:	d001      	beq.n	8005768 <_printf_common+0x24>
 8005764:	3301      	adds	r3, #1
 8005766:	6033      	str	r3, [r6, #0]
 8005768:	6823      	ldr	r3, [r4, #0]
 800576a:	069b      	lsls	r3, r3, #26
 800576c:	d502      	bpl.n	8005774 <_printf_common+0x30>
 800576e:	6833      	ldr	r3, [r6, #0]
 8005770:	3302      	adds	r3, #2
 8005772:	6033      	str	r3, [r6, #0]
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	2306      	movs	r3, #6
 8005778:	0015      	movs	r5, r2
 800577a:	401d      	ands	r5, r3
 800577c:	421a      	tst	r2, r3
 800577e:	d027      	beq.n	80057d0 <_printf_common+0x8c>
 8005780:	0023      	movs	r3, r4
 8005782:	3343      	adds	r3, #67	@ 0x43
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	1e5a      	subs	r2, r3, #1
 8005788:	4193      	sbcs	r3, r2
 800578a:	6822      	ldr	r2, [r4, #0]
 800578c:	0692      	lsls	r2, r2, #26
 800578e:	d430      	bmi.n	80057f2 <_printf_common+0xae>
 8005790:	0022      	movs	r2, r4
 8005792:	9901      	ldr	r1, [sp, #4]
 8005794:	9800      	ldr	r0, [sp, #0]
 8005796:	9d08      	ldr	r5, [sp, #32]
 8005798:	3243      	adds	r2, #67	@ 0x43
 800579a:	47a8      	blx	r5
 800579c:	3001      	adds	r0, #1
 800579e:	d025      	beq.n	80057ec <_printf_common+0xa8>
 80057a0:	2206      	movs	r2, #6
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	2500      	movs	r5, #0
 80057a6:	4013      	ands	r3, r2
 80057a8:	2b04      	cmp	r3, #4
 80057aa:	d105      	bne.n	80057b8 <_printf_common+0x74>
 80057ac:	6833      	ldr	r3, [r6, #0]
 80057ae:	68e5      	ldr	r5, [r4, #12]
 80057b0:	1aed      	subs	r5, r5, r3
 80057b2:	43eb      	mvns	r3, r5
 80057b4:	17db      	asrs	r3, r3, #31
 80057b6:	401d      	ands	r5, r3
 80057b8:	68a3      	ldr	r3, [r4, #8]
 80057ba:	6922      	ldr	r2, [r4, #16]
 80057bc:	4293      	cmp	r3, r2
 80057be:	dd01      	ble.n	80057c4 <_printf_common+0x80>
 80057c0:	1a9b      	subs	r3, r3, r2
 80057c2:	18ed      	adds	r5, r5, r3
 80057c4:	2600      	movs	r6, #0
 80057c6:	42b5      	cmp	r5, r6
 80057c8:	d120      	bne.n	800580c <_printf_common+0xc8>
 80057ca:	2000      	movs	r0, #0
 80057cc:	e010      	b.n	80057f0 <_printf_common+0xac>
 80057ce:	3501      	adds	r5, #1
 80057d0:	68e3      	ldr	r3, [r4, #12]
 80057d2:	6832      	ldr	r2, [r6, #0]
 80057d4:	1a9b      	subs	r3, r3, r2
 80057d6:	42ab      	cmp	r3, r5
 80057d8:	ddd2      	ble.n	8005780 <_printf_common+0x3c>
 80057da:	0022      	movs	r2, r4
 80057dc:	2301      	movs	r3, #1
 80057de:	9901      	ldr	r1, [sp, #4]
 80057e0:	9800      	ldr	r0, [sp, #0]
 80057e2:	9f08      	ldr	r7, [sp, #32]
 80057e4:	3219      	adds	r2, #25
 80057e6:	47b8      	blx	r7
 80057e8:	3001      	adds	r0, #1
 80057ea:	d1f0      	bne.n	80057ce <_printf_common+0x8a>
 80057ec:	2001      	movs	r0, #1
 80057ee:	4240      	negs	r0, r0
 80057f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057f2:	2030      	movs	r0, #48	@ 0x30
 80057f4:	18e1      	adds	r1, r4, r3
 80057f6:	3143      	adds	r1, #67	@ 0x43
 80057f8:	7008      	strb	r0, [r1, #0]
 80057fa:	0021      	movs	r1, r4
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	3145      	adds	r1, #69	@ 0x45
 8005800:	7809      	ldrb	r1, [r1, #0]
 8005802:	18a2      	adds	r2, r4, r2
 8005804:	3243      	adds	r2, #67	@ 0x43
 8005806:	3302      	adds	r3, #2
 8005808:	7011      	strb	r1, [r2, #0]
 800580a:	e7c1      	b.n	8005790 <_printf_common+0x4c>
 800580c:	0022      	movs	r2, r4
 800580e:	2301      	movs	r3, #1
 8005810:	9901      	ldr	r1, [sp, #4]
 8005812:	9800      	ldr	r0, [sp, #0]
 8005814:	9f08      	ldr	r7, [sp, #32]
 8005816:	321a      	adds	r2, #26
 8005818:	47b8      	blx	r7
 800581a:	3001      	adds	r0, #1
 800581c:	d0e6      	beq.n	80057ec <_printf_common+0xa8>
 800581e:	3601      	adds	r6, #1
 8005820:	e7d1      	b.n	80057c6 <_printf_common+0x82>
	...

08005824 <_printf_i>:
 8005824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005826:	b08b      	sub	sp, #44	@ 0x2c
 8005828:	9206      	str	r2, [sp, #24]
 800582a:	000a      	movs	r2, r1
 800582c:	3243      	adds	r2, #67	@ 0x43
 800582e:	9307      	str	r3, [sp, #28]
 8005830:	9005      	str	r0, [sp, #20]
 8005832:	9203      	str	r2, [sp, #12]
 8005834:	7e0a      	ldrb	r2, [r1, #24]
 8005836:	000c      	movs	r4, r1
 8005838:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800583a:	2a78      	cmp	r2, #120	@ 0x78
 800583c:	d809      	bhi.n	8005852 <_printf_i+0x2e>
 800583e:	2a62      	cmp	r2, #98	@ 0x62
 8005840:	d80b      	bhi.n	800585a <_printf_i+0x36>
 8005842:	2a00      	cmp	r2, #0
 8005844:	d100      	bne.n	8005848 <_printf_i+0x24>
 8005846:	e0ba      	b.n	80059be <_printf_i+0x19a>
 8005848:	497a      	ldr	r1, [pc, #488]	@ (8005a34 <_printf_i+0x210>)
 800584a:	9104      	str	r1, [sp, #16]
 800584c:	2a58      	cmp	r2, #88	@ 0x58
 800584e:	d100      	bne.n	8005852 <_printf_i+0x2e>
 8005850:	e08e      	b.n	8005970 <_printf_i+0x14c>
 8005852:	0025      	movs	r5, r4
 8005854:	3542      	adds	r5, #66	@ 0x42
 8005856:	702a      	strb	r2, [r5, #0]
 8005858:	e022      	b.n	80058a0 <_printf_i+0x7c>
 800585a:	0010      	movs	r0, r2
 800585c:	3863      	subs	r0, #99	@ 0x63
 800585e:	2815      	cmp	r0, #21
 8005860:	d8f7      	bhi.n	8005852 <_printf_i+0x2e>
 8005862:	f7fa fc4d 	bl	8000100 <__gnu_thumb1_case_shi>
 8005866:	0016      	.short	0x0016
 8005868:	fff6001f 	.word	0xfff6001f
 800586c:	fff6fff6 	.word	0xfff6fff6
 8005870:	001ffff6 	.word	0x001ffff6
 8005874:	fff6fff6 	.word	0xfff6fff6
 8005878:	fff6fff6 	.word	0xfff6fff6
 800587c:	0036009f 	.word	0x0036009f
 8005880:	fff6007e 	.word	0xfff6007e
 8005884:	00b0fff6 	.word	0x00b0fff6
 8005888:	0036fff6 	.word	0x0036fff6
 800588c:	fff6fff6 	.word	0xfff6fff6
 8005890:	0082      	.short	0x0082
 8005892:	0025      	movs	r5, r4
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	3542      	adds	r5, #66	@ 0x42
 8005898:	1d11      	adds	r1, r2, #4
 800589a:	6019      	str	r1, [r3, #0]
 800589c:	6813      	ldr	r3, [r2, #0]
 800589e:	702b      	strb	r3, [r5, #0]
 80058a0:	2301      	movs	r3, #1
 80058a2:	e09e      	b.n	80059e2 <_printf_i+0x1be>
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	6809      	ldr	r1, [r1, #0]
 80058a8:	1d02      	adds	r2, r0, #4
 80058aa:	060d      	lsls	r5, r1, #24
 80058ac:	d50b      	bpl.n	80058c6 <_printf_i+0xa2>
 80058ae:	6806      	ldr	r6, [r0, #0]
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	2e00      	cmp	r6, #0
 80058b4:	da03      	bge.n	80058be <_printf_i+0x9a>
 80058b6:	232d      	movs	r3, #45	@ 0x2d
 80058b8:	9a03      	ldr	r2, [sp, #12]
 80058ba:	4276      	negs	r6, r6
 80058bc:	7013      	strb	r3, [r2, #0]
 80058be:	4b5d      	ldr	r3, [pc, #372]	@ (8005a34 <_printf_i+0x210>)
 80058c0:	270a      	movs	r7, #10
 80058c2:	9304      	str	r3, [sp, #16]
 80058c4:	e018      	b.n	80058f8 <_printf_i+0xd4>
 80058c6:	6806      	ldr	r6, [r0, #0]
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	0649      	lsls	r1, r1, #25
 80058cc:	d5f1      	bpl.n	80058b2 <_printf_i+0x8e>
 80058ce:	b236      	sxth	r6, r6
 80058d0:	e7ef      	b.n	80058b2 <_printf_i+0x8e>
 80058d2:	6808      	ldr	r0, [r1, #0]
 80058d4:	6819      	ldr	r1, [r3, #0]
 80058d6:	c940      	ldmia	r1!, {r6}
 80058d8:	0605      	lsls	r5, r0, #24
 80058da:	d402      	bmi.n	80058e2 <_printf_i+0xbe>
 80058dc:	0640      	lsls	r0, r0, #25
 80058de:	d500      	bpl.n	80058e2 <_printf_i+0xbe>
 80058e0:	b2b6      	uxth	r6, r6
 80058e2:	6019      	str	r1, [r3, #0]
 80058e4:	4b53      	ldr	r3, [pc, #332]	@ (8005a34 <_printf_i+0x210>)
 80058e6:	270a      	movs	r7, #10
 80058e8:	9304      	str	r3, [sp, #16]
 80058ea:	2a6f      	cmp	r2, #111	@ 0x6f
 80058ec:	d100      	bne.n	80058f0 <_printf_i+0xcc>
 80058ee:	3f02      	subs	r7, #2
 80058f0:	0023      	movs	r3, r4
 80058f2:	2200      	movs	r2, #0
 80058f4:	3343      	adds	r3, #67	@ 0x43
 80058f6:	701a      	strb	r2, [r3, #0]
 80058f8:	6863      	ldr	r3, [r4, #4]
 80058fa:	60a3      	str	r3, [r4, #8]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	db06      	blt.n	800590e <_printf_i+0xea>
 8005900:	2104      	movs	r1, #4
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	9d03      	ldr	r5, [sp, #12]
 8005906:	438a      	bics	r2, r1
 8005908:	6022      	str	r2, [r4, #0]
 800590a:	4333      	orrs	r3, r6
 800590c:	d00c      	beq.n	8005928 <_printf_i+0x104>
 800590e:	9d03      	ldr	r5, [sp, #12]
 8005910:	0030      	movs	r0, r6
 8005912:	0039      	movs	r1, r7
 8005914:	f7fa fc84 	bl	8000220 <__aeabi_uidivmod>
 8005918:	9b04      	ldr	r3, [sp, #16]
 800591a:	3d01      	subs	r5, #1
 800591c:	5c5b      	ldrb	r3, [r3, r1]
 800591e:	702b      	strb	r3, [r5, #0]
 8005920:	0033      	movs	r3, r6
 8005922:	0006      	movs	r6, r0
 8005924:	429f      	cmp	r7, r3
 8005926:	d9f3      	bls.n	8005910 <_printf_i+0xec>
 8005928:	2f08      	cmp	r7, #8
 800592a:	d109      	bne.n	8005940 <_printf_i+0x11c>
 800592c:	6823      	ldr	r3, [r4, #0]
 800592e:	07db      	lsls	r3, r3, #31
 8005930:	d506      	bpl.n	8005940 <_printf_i+0x11c>
 8005932:	6862      	ldr	r2, [r4, #4]
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	429a      	cmp	r2, r3
 8005938:	dc02      	bgt.n	8005940 <_printf_i+0x11c>
 800593a:	2330      	movs	r3, #48	@ 0x30
 800593c:	3d01      	subs	r5, #1
 800593e:	702b      	strb	r3, [r5, #0]
 8005940:	9b03      	ldr	r3, [sp, #12]
 8005942:	1b5b      	subs	r3, r3, r5
 8005944:	6123      	str	r3, [r4, #16]
 8005946:	9b07      	ldr	r3, [sp, #28]
 8005948:	0021      	movs	r1, r4
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	9805      	ldr	r0, [sp, #20]
 800594e:	9b06      	ldr	r3, [sp, #24]
 8005950:	aa09      	add	r2, sp, #36	@ 0x24
 8005952:	f7ff fef7 	bl	8005744 <_printf_common>
 8005956:	3001      	adds	r0, #1
 8005958:	d148      	bne.n	80059ec <_printf_i+0x1c8>
 800595a:	2001      	movs	r0, #1
 800595c:	4240      	negs	r0, r0
 800595e:	b00b      	add	sp, #44	@ 0x2c
 8005960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005962:	2220      	movs	r2, #32
 8005964:	6809      	ldr	r1, [r1, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	6022      	str	r2, [r4, #0]
 800596a:	2278      	movs	r2, #120	@ 0x78
 800596c:	4932      	ldr	r1, [pc, #200]	@ (8005a38 <_printf_i+0x214>)
 800596e:	9104      	str	r1, [sp, #16]
 8005970:	0021      	movs	r1, r4
 8005972:	3145      	adds	r1, #69	@ 0x45
 8005974:	700a      	strb	r2, [r1, #0]
 8005976:	6819      	ldr	r1, [r3, #0]
 8005978:	6822      	ldr	r2, [r4, #0]
 800597a:	c940      	ldmia	r1!, {r6}
 800597c:	0610      	lsls	r0, r2, #24
 800597e:	d402      	bmi.n	8005986 <_printf_i+0x162>
 8005980:	0650      	lsls	r0, r2, #25
 8005982:	d500      	bpl.n	8005986 <_printf_i+0x162>
 8005984:	b2b6      	uxth	r6, r6
 8005986:	6019      	str	r1, [r3, #0]
 8005988:	07d3      	lsls	r3, r2, #31
 800598a:	d502      	bpl.n	8005992 <_printf_i+0x16e>
 800598c:	2320      	movs	r3, #32
 800598e:	4313      	orrs	r3, r2
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	2e00      	cmp	r6, #0
 8005994:	d001      	beq.n	800599a <_printf_i+0x176>
 8005996:	2710      	movs	r7, #16
 8005998:	e7aa      	b.n	80058f0 <_printf_i+0xcc>
 800599a:	2220      	movs	r2, #32
 800599c:	6823      	ldr	r3, [r4, #0]
 800599e:	4393      	bics	r3, r2
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	e7f8      	b.n	8005996 <_printf_i+0x172>
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	680d      	ldr	r5, [r1, #0]
 80059a8:	1d10      	adds	r0, r2, #4
 80059aa:	6949      	ldr	r1, [r1, #20]
 80059ac:	6018      	str	r0, [r3, #0]
 80059ae:	6813      	ldr	r3, [r2, #0]
 80059b0:	062e      	lsls	r6, r5, #24
 80059b2:	d501      	bpl.n	80059b8 <_printf_i+0x194>
 80059b4:	6019      	str	r1, [r3, #0]
 80059b6:	e002      	b.n	80059be <_printf_i+0x19a>
 80059b8:	066d      	lsls	r5, r5, #25
 80059ba:	d5fb      	bpl.n	80059b4 <_printf_i+0x190>
 80059bc:	8019      	strh	r1, [r3, #0]
 80059be:	2300      	movs	r3, #0
 80059c0:	9d03      	ldr	r5, [sp, #12]
 80059c2:	6123      	str	r3, [r4, #16]
 80059c4:	e7bf      	b.n	8005946 <_printf_i+0x122>
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	1d11      	adds	r1, r2, #4
 80059ca:	6019      	str	r1, [r3, #0]
 80059cc:	6815      	ldr	r5, [r2, #0]
 80059ce:	2100      	movs	r1, #0
 80059d0:	0028      	movs	r0, r5
 80059d2:	6862      	ldr	r2, [r4, #4]
 80059d4:	f000 f896 	bl	8005b04 <memchr>
 80059d8:	2800      	cmp	r0, #0
 80059da:	d001      	beq.n	80059e0 <_printf_i+0x1bc>
 80059dc:	1b40      	subs	r0, r0, r5
 80059de:	6060      	str	r0, [r4, #4]
 80059e0:	6863      	ldr	r3, [r4, #4]
 80059e2:	6123      	str	r3, [r4, #16]
 80059e4:	2300      	movs	r3, #0
 80059e6:	9a03      	ldr	r2, [sp, #12]
 80059e8:	7013      	strb	r3, [r2, #0]
 80059ea:	e7ac      	b.n	8005946 <_printf_i+0x122>
 80059ec:	002a      	movs	r2, r5
 80059ee:	6923      	ldr	r3, [r4, #16]
 80059f0:	9906      	ldr	r1, [sp, #24]
 80059f2:	9805      	ldr	r0, [sp, #20]
 80059f4:	9d07      	ldr	r5, [sp, #28]
 80059f6:	47a8      	blx	r5
 80059f8:	3001      	adds	r0, #1
 80059fa:	d0ae      	beq.n	800595a <_printf_i+0x136>
 80059fc:	6823      	ldr	r3, [r4, #0]
 80059fe:	079b      	lsls	r3, r3, #30
 8005a00:	d415      	bmi.n	8005a2e <_printf_i+0x20a>
 8005a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a04:	68e0      	ldr	r0, [r4, #12]
 8005a06:	4298      	cmp	r0, r3
 8005a08:	daa9      	bge.n	800595e <_printf_i+0x13a>
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	e7a7      	b.n	800595e <_printf_i+0x13a>
 8005a0e:	0022      	movs	r2, r4
 8005a10:	2301      	movs	r3, #1
 8005a12:	9906      	ldr	r1, [sp, #24]
 8005a14:	9805      	ldr	r0, [sp, #20]
 8005a16:	9e07      	ldr	r6, [sp, #28]
 8005a18:	3219      	adds	r2, #25
 8005a1a:	47b0      	blx	r6
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	d09c      	beq.n	800595a <_printf_i+0x136>
 8005a20:	3501      	adds	r5, #1
 8005a22:	68e3      	ldr	r3, [r4, #12]
 8005a24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	42ab      	cmp	r3, r5
 8005a2a:	dcf0      	bgt.n	8005a0e <_printf_i+0x1ea>
 8005a2c:	e7e9      	b.n	8005a02 <_printf_i+0x1de>
 8005a2e:	2500      	movs	r5, #0
 8005a30:	e7f7      	b.n	8005a22 <_printf_i+0x1fe>
 8005a32:	46c0      	nop			@ (mov r8, r8)
 8005a34:	08007215 	.word	0x08007215
 8005a38:	08007226 	.word	0x08007226

08005a3c <__malloc_lock>:
 8005a3c:	b510      	push	{r4, lr}
 8005a3e:	4802      	ldr	r0, [pc, #8]	@ (8005a48 <__malloc_lock+0xc>)
 8005a40:	f7ff fc7e 	bl	8005340 <__retarget_lock_acquire_recursive>
 8005a44:	bd10      	pop	{r4, pc}
 8005a46:	46c0      	nop			@ (mov r8, r8)
 8005a48:	20000848 	.word	0x20000848

08005a4c <__malloc_unlock>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	4802      	ldr	r0, [pc, #8]	@ (8005a58 <__malloc_unlock+0xc>)
 8005a50:	f7ff fc77 	bl	8005342 <__retarget_lock_release_recursive>
 8005a54:	bd10      	pop	{r4, pc}
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	20000848 	.word	0x20000848

08005a5c <_realloc_r>:
 8005a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a5e:	0006      	movs	r6, r0
 8005a60:	000c      	movs	r4, r1
 8005a62:	0015      	movs	r5, r2
 8005a64:	2900      	cmp	r1, #0
 8005a66:	d105      	bne.n	8005a74 <_realloc_r+0x18>
 8005a68:	0011      	movs	r1, r2
 8005a6a:	f7ff fdeb 	bl	8005644 <_malloc_r>
 8005a6e:	0004      	movs	r4, r0
 8005a70:	0020      	movs	r0, r4
 8005a72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a74:	2a00      	cmp	r2, #0
 8005a76:	d103      	bne.n	8005a80 <_realloc_r+0x24>
 8005a78:	f000 f858 	bl	8005b2c <_free_r>
 8005a7c:	002c      	movs	r4, r5
 8005a7e:	e7f7      	b.n	8005a70 <_realloc_r+0x14>
 8005a80:	f000 f89e 	bl	8005bc0 <_malloc_usable_size_r>
 8005a84:	0007      	movs	r7, r0
 8005a86:	4285      	cmp	r5, r0
 8005a88:	d802      	bhi.n	8005a90 <_realloc_r+0x34>
 8005a8a:	0843      	lsrs	r3, r0, #1
 8005a8c:	42ab      	cmp	r3, r5
 8005a8e:	d3ef      	bcc.n	8005a70 <_realloc_r+0x14>
 8005a90:	0029      	movs	r1, r5
 8005a92:	0030      	movs	r0, r6
 8005a94:	f7ff fdd6 	bl	8005644 <_malloc_r>
 8005a98:	9001      	str	r0, [sp, #4]
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d101      	bne.n	8005aa2 <_realloc_r+0x46>
 8005a9e:	9c01      	ldr	r4, [sp, #4]
 8005aa0:	e7e6      	b.n	8005a70 <_realloc_r+0x14>
 8005aa2:	002a      	movs	r2, r5
 8005aa4:	42bd      	cmp	r5, r7
 8005aa6:	d900      	bls.n	8005aaa <_realloc_r+0x4e>
 8005aa8:	003a      	movs	r2, r7
 8005aaa:	0021      	movs	r1, r4
 8005aac:	9801      	ldr	r0, [sp, #4]
 8005aae:	f000 f834 	bl	8005b1a <memcpy>
 8005ab2:	0021      	movs	r1, r4
 8005ab4:	0030      	movs	r0, r6
 8005ab6:	f000 f839 	bl	8005b2c <_free_r>
 8005aba:	e7f0      	b.n	8005a9e <_realloc_r+0x42>

08005abc <memmove>:
 8005abc:	b510      	push	{r4, lr}
 8005abe:	4288      	cmp	r0, r1
 8005ac0:	d902      	bls.n	8005ac8 <memmove+0xc>
 8005ac2:	188b      	adds	r3, r1, r2
 8005ac4:	4298      	cmp	r0, r3
 8005ac6:	d308      	bcc.n	8005ada <memmove+0x1e>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d007      	beq.n	8005ade <memmove+0x22>
 8005ace:	5ccc      	ldrb	r4, [r1, r3]
 8005ad0:	54c4      	strb	r4, [r0, r3]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	e7f9      	b.n	8005aca <memmove+0xe>
 8005ad6:	5c8b      	ldrb	r3, [r1, r2]
 8005ad8:	5483      	strb	r3, [r0, r2]
 8005ada:	3a01      	subs	r2, #1
 8005adc:	d2fb      	bcs.n	8005ad6 <memmove+0x1a>
 8005ade:	bd10      	pop	{r4, pc}

08005ae0 <_sbrk_r>:
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	b570      	push	{r4, r5, r6, lr}
 8005ae4:	4d06      	ldr	r5, [pc, #24]	@ (8005b00 <_sbrk_r+0x20>)
 8005ae6:	0004      	movs	r4, r0
 8005ae8:	0008      	movs	r0, r1
 8005aea:	602b      	str	r3, [r5, #0]
 8005aec:	f7fc fcf6 	bl	80024dc <_sbrk>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d103      	bne.n	8005afc <_sbrk_r+0x1c>
 8005af4:	682b      	ldr	r3, [r5, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d000      	beq.n	8005afc <_sbrk_r+0x1c>
 8005afa:	6023      	str	r3, [r4, #0]
 8005afc:	bd70      	pop	{r4, r5, r6, pc}
 8005afe:	46c0      	nop			@ (mov r8, r8)
 8005b00:	20000854 	.word	0x20000854

08005b04 <memchr>:
 8005b04:	b2c9      	uxtb	r1, r1
 8005b06:	1882      	adds	r2, r0, r2
 8005b08:	4290      	cmp	r0, r2
 8005b0a:	d101      	bne.n	8005b10 <memchr+0xc>
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	4770      	bx	lr
 8005b10:	7803      	ldrb	r3, [r0, #0]
 8005b12:	428b      	cmp	r3, r1
 8005b14:	d0fb      	beq.n	8005b0e <memchr+0xa>
 8005b16:	3001      	adds	r0, #1
 8005b18:	e7f6      	b.n	8005b08 <memchr+0x4>

08005b1a <memcpy>:
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	b510      	push	{r4, lr}
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d100      	bne.n	8005b24 <memcpy+0xa>
 8005b22:	bd10      	pop	{r4, pc}
 8005b24:	5ccc      	ldrb	r4, [r1, r3]
 8005b26:	54c4      	strb	r4, [r0, r3]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	e7f8      	b.n	8005b1e <memcpy+0x4>

08005b2c <_free_r>:
 8005b2c:	b570      	push	{r4, r5, r6, lr}
 8005b2e:	0005      	movs	r5, r0
 8005b30:	1e0c      	subs	r4, r1, #0
 8005b32:	d010      	beq.n	8005b56 <_free_r+0x2a>
 8005b34:	3c04      	subs	r4, #4
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	da00      	bge.n	8005b3e <_free_r+0x12>
 8005b3c:	18e4      	adds	r4, r4, r3
 8005b3e:	0028      	movs	r0, r5
 8005b40:	f7ff ff7c 	bl	8005a3c <__malloc_lock>
 8005b44:	4a1d      	ldr	r2, [pc, #116]	@ (8005bbc <_free_r+0x90>)
 8005b46:	6813      	ldr	r3, [r2, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d105      	bne.n	8005b58 <_free_r+0x2c>
 8005b4c:	6063      	str	r3, [r4, #4]
 8005b4e:	6014      	str	r4, [r2, #0]
 8005b50:	0028      	movs	r0, r5
 8005b52:	f7ff ff7b 	bl	8005a4c <__malloc_unlock>
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	42a3      	cmp	r3, r4
 8005b5a:	d908      	bls.n	8005b6e <_free_r+0x42>
 8005b5c:	6820      	ldr	r0, [r4, #0]
 8005b5e:	1821      	adds	r1, r4, r0
 8005b60:	428b      	cmp	r3, r1
 8005b62:	d1f3      	bne.n	8005b4c <_free_r+0x20>
 8005b64:	6819      	ldr	r1, [r3, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	1809      	adds	r1, r1, r0
 8005b6a:	6021      	str	r1, [r4, #0]
 8005b6c:	e7ee      	b.n	8005b4c <_free_r+0x20>
 8005b6e:	001a      	movs	r2, r3
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <_free_r+0x4e>
 8005b76:	42a3      	cmp	r3, r4
 8005b78:	d9f9      	bls.n	8005b6e <_free_r+0x42>
 8005b7a:	6811      	ldr	r1, [r2, #0]
 8005b7c:	1850      	adds	r0, r2, r1
 8005b7e:	42a0      	cmp	r0, r4
 8005b80:	d10b      	bne.n	8005b9a <_free_r+0x6e>
 8005b82:	6820      	ldr	r0, [r4, #0]
 8005b84:	1809      	adds	r1, r1, r0
 8005b86:	1850      	adds	r0, r2, r1
 8005b88:	6011      	str	r1, [r2, #0]
 8005b8a:	4283      	cmp	r3, r0
 8005b8c:	d1e0      	bne.n	8005b50 <_free_r+0x24>
 8005b8e:	6818      	ldr	r0, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	1841      	adds	r1, r0, r1
 8005b94:	6011      	str	r1, [r2, #0]
 8005b96:	6053      	str	r3, [r2, #4]
 8005b98:	e7da      	b.n	8005b50 <_free_r+0x24>
 8005b9a:	42a0      	cmp	r0, r4
 8005b9c:	d902      	bls.n	8005ba4 <_free_r+0x78>
 8005b9e:	230c      	movs	r3, #12
 8005ba0:	602b      	str	r3, [r5, #0]
 8005ba2:	e7d5      	b.n	8005b50 <_free_r+0x24>
 8005ba4:	6820      	ldr	r0, [r4, #0]
 8005ba6:	1821      	adds	r1, r4, r0
 8005ba8:	428b      	cmp	r3, r1
 8005baa:	d103      	bne.n	8005bb4 <_free_r+0x88>
 8005bac:	6819      	ldr	r1, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	1809      	adds	r1, r1, r0
 8005bb2:	6021      	str	r1, [r4, #0]
 8005bb4:	6063      	str	r3, [r4, #4]
 8005bb6:	6054      	str	r4, [r2, #4]
 8005bb8:	e7ca      	b.n	8005b50 <_free_r+0x24>
 8005bba:	46c0      	nop			@ (mov r8, r8)
 8005bbc:	20000850 	.word	0x20000850

08005bc0 <_malloc_usable_size_r>:
 8005bc0:	1f0b      	subs	r3, r1, #4
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	1f18      	subs	r0, r3, #4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	da01      	bge.n	8005bce <_malloc_usable_size_r+0xe>
 8005bca:	580b      	ldr	r3, [r1, r0]
 8005bcc:	18c0      	adds	r0, r0, r3
 8005bce:	4770      	bx	lr

08005bd0 <_init>:
 8005bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bd2:	46c0      	nop			@ (mov r8, r8)
 8005bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bd6:	bc08      	pop	{r3}
 8005bd8:	469e      	mov	lr, r3
 8005bda:	4770      	bx	lr

08005bdc <_fini>:
 8005bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bde:	46c0      	nop			@ (mov r8, r8)
 8005be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005be2:	bc08      	pop	{r3}
 8005be4:	469e      	mov	lr, r3
 8005be6:	4770      	bx	lr
