<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EFR32 Blue Gecko 12 Software Documentation: EFR32BG12P433F1024GL125</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EFR32 Blue Gecko 12 Software Documentation
   &#160;<span id="projectnumber">efr32bg12-doc-5.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__EFR32BG12P433F1024GL125.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">EFR32BG12P433F1024GL125<div class="ingroups"><a class="el" href="group__Parts.html">Devices</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Alternate__Function"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Alternate__Function.html">EFR32BG12P433F1024GL125 Alternate Function</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__BitFields"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__BitFields.html">EFR32BG12P433F1024GL125 Bit Fields</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Core"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Core.html">EFR32BG12P433F1024GL125 Core</a></td></tr>
<tr class="memdesc:group__EFR32BG12P433F1024GL125__Core"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor and Core Peripheral Section. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Part"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Part.html">EFR32BG12P433F1024GL125 Part</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Peripheral__Declaration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Peripheral__Declaration.html">EFR32BG12P433F1024GL125 Peripheral Declarations</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Peripheral__Base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Peripheral__Base.html">EFR32BG12P433F1024GL125 Peripheral Memory Map</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Peripheral__Offsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Peripheral__Offsets.html">EFR32BG12P433F1024GL125 Peripheral Offsets</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__EFR32BG12P433F1024GL125__Peripheral__TypeDefs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125__Peripheral__TypeDefs.html">EFR32BG12P433F1024GL125 Peripheral TypeDefs</a></td></tr>
<tr class="memdesc:group__EFR32BG12P433F1024GL125__Peripheral__TypeDefs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Specific Peripheral Register Structures. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga155caceb2656aa00800335a77e01d465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125.html#ga155caceb2656aa00800335a77e01d465">CRYPTO_IRQn</a>&#160;&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aae0f67398f569dfcb791c7e7b94eaa7e">CRYPTO0_IRQn</a></td></tr>
<tr class="separator:ga155caceb2656aa00800335a77e01d465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7979121950b76a6bd75bf5a8f6fbdcc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125.html#ga7979121950b76a6bd75bf5a8f6fbdcc0">SET_BIT_FIELD</a>(REG,  MASK,  VALUE,  OFFSET)&#160;&#160;&#160;REG = ((REG) &amp;~(MASK)) | (((VALUE) &lt;&lt; (OFFSET)) &amp; (MASK));</td></tr>
<tr class="memdesc:ga7979121950b76a6bd75bf5a8f6fbdcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of a bit field within a register.  <a href="#ga7979121950b76a6bd75bf5a8f6fbdcc0">More...</a><br /></td></tr>
<tr class="separator:ga7979121950b76a6bd75bf5a8f6fbdcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac3af4a32370fb28c4ade8bf2add80251"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__EFR32BG12P433F1024GL125.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr class="separator:gac3af4a32370fb28c4ade8bf2add80251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga666eb0caeb12ec0e281415592ae89083"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFR32BG12P433F1024GL125.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> { <br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a062e5ea03f867d7642f4fbfc676ec986">EMU_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a2423d32cc02b40172208699f0c93d5cd">FRC_PRI_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a5f823f16180e5d3c195393ee10dc05b9">WDOG0_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ab8b8f2dc2098b4f2fa1c0c19c5a3910e">WDOG1_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a26ebd95ac2bff63600775fd101c59fd0">FRC_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ade4b94218400fbe7ca3211d7c9eddf21">MODEM_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aeea080507b258b09dd1d3c5ff1241e45">RAC_SEQ_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a3987b6977f4dfa30fb3650c4fd5901bf">RAC_RSM_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ad1a3a9b30e918ad1fe871bdddde9b055">BUFC_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a82a4d5fc77590d2698f6369463a5961c">LDMA_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3">GPIO_EVEN_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e">USART0_RX_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff">USART0_TX_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35">ACMP0_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a19e53747a3b2f6937f6423c4080e01af">IDAC0_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582">GPIO_ODD_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd">USART1_RX_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df">USART1_TX_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">LEUART0_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153">PCNT0_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec">CMU_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d">MSC_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aae0f67398f569dfcb791c7e7b94eaa7e">CRYPTO0_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a5fbd435892ec1f0b9031995a18ce02a2">LETIMER0_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a2190207d34965d5170f00c8c6ba71274">AGC_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ad284a74a1a7c2d682b438aad165df6a2">PROTIMER_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a3932a253ec10569aa83634ef09748bb4">RTCC_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ae10a5c7d24541aaf57b3dbd3b589e357">SYNTH_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083af5f388d079596963ad1b60696ce60933">CRYOTIMER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a51d1ce9ced75f30ca3cea3982b2df191">RFSENSE_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083afaeaa167e3d353d9a747c7685e1e5b61">FPUEH_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a3190f4bd3cc2273eed17538394b732a5">SMU_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ae5e14767680d5bcc7aeae8c890f2d745">WTIMER0_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a6535ec25540568648e8d907113a8e472">WTIMER1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083acdb011b9c34c393252bb1943fbc40170">PCNT1_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aebc4b94d0d7fb2edaa969c6162b43f81">PCNT2_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a52576d1963aa4f88e20dcf9d811d146f">USART2_RX_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a52690e617d7ad56e173d5d8503af424b">USART2_TX_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ad3bd6b23574d7b8a5af9b1a1332288af">USART3_RX_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a70c2fba1d38173bb265201abb7aa754c">USART3_TX_IRQn</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a5266209c58f5e2410c48025c53272faf">VDAC0_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a173b78ee58dbba1f5020084277c0ae7f">CSEN_IRQn</a> = 46, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083ac594db70908bb42f717c736f44cec03e">LESENSE_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aacd02ef9e45a08a3166a03d78c50c505">CRYPTO1_IRQn</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd">TRNG0_IRQn</a> = 49
<br />
 }<tr class="separator:ga666eb0caeb12ec0e281415592ae89083"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga155caceb2656aa00800335a77e01d465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRYPTO_IRQn&#160;&#160;&#160;<a class="el" href="group__EFR32BG12P433F1024GL125.html#gga666eb0caeb12ec0e281415592ae89083aae0f67398f569dfcb791c7e7b94eaa7e">CRYPTO0_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Alias for CRYPTO0_IRQn </p>

<p>Definition at line <a class="el" href="efr32bg12p433f1024gl125_8h_source.html#l00119">119</a> of file <a class="el" href="efr32bg12p433f1024gl125_8h_source.html">efr32bg12p433f1024gl125.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7979121950b76a6bd75bf5a8f6fbdcc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BIT_FIELD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">REG, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MASK, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">VALUE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OFFSET&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;REG = ((REG) &amp;~(MASK)) | (((VALUE) &lt;&lt; (OFFSET)) &amp; (MASK));</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of a bit field within a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">REG</td><td>The register to update </td></tr>
    <tr><td class="paramname">MASK</td><td>The mask for the bit field to update </td></tr>
    <tr><td class="paramname">VALUE</td><td>The value to write to the bit field </td></tr>
    <tr><td class="paramname">OFFSET</td><td>The number of bits that the field is offset within the register. 0 (zero) means LSB. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="efr32bg12p433f1024gl125_8h_source.html#l02073">2073</a> of file <a class="el" href="efr32bg12p433f1024gl125_8h_source.html">efr32bg12p433f1024gl125.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac3af4a32370fb28c4ade8bf2add80251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__EFR32BG12P433F1024GL125.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>  <a class="el" href="group__EFR32BG12P433F1024GL125.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Number Definition </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga666eb0caeb12ec0e281415592ae89083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__EFR32BG12P433F1024GL125.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Number Definition </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"></a>NonMaskableInt_IRQn&#160;</td><td class="fielddoc">
<p>-14 Cortex-M4 Non Maskable Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"></a>HardFault_IRQn&#160;</td><td class="fielddoc">
<p>-13 Cortex-M4 Hard Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"></a>MemoryManagement_IRQn&#160;</td><td class="fielddoc">
<p>-12 Cortex-M4 Memory Management Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"></a>BusFault_IRQn&#160;</td><td class="fielddoc">
<p>-11 Cortex-M4 Bus Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"></a>UsageFault_IRQn&#160;</td><td class="fielddoc">
<p>-10 Cortex-M4 Usage Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"></a>SVCall_IRQn&#160;</td><td class="fielddoc">
<p>-5 Cortex-M4 SV Call Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"></a>DebugMonitor_IRQn&#160;</td><td class="fielddoc">
<p>-4 Cortex-M4 Debug Monitor Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"></a>PendSV_IRQn&#160;</td><td class="fielddoc">
<p>-2 Cortex-M4 Pend SV Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"></a>SysTick_IRQn&#160;</td><td class="fielddoc">
<p>-1 Cortex-M4 System Tick Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a062e5ea03f867d7642f4fbfc676ec986"></a>EMU_IRQn&#160;</td><td class="fielddoc">
<p>0 EFR32 EMU Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2423d32cc02b40172208699f0c93d5cd"></a>FRC_PRI_IRQn&#160;</td><td class="fielddoc">
<p>1 EFR32 FRC_PRI Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a5f823f16180e5d3c195393ee10dc05b9"></a>WDOG0_IRQn&#160;</td><td class="fielddoc">
<p>2 EFR32 WDOG0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab8b8f2dc2098b4f2fa1c0c19c5a3910e"></a>WDOG1_IRQn&#160;</td><td class="fielddoc">
<p>3 EFR32 WDOG1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a26ebd95ac2bff63600775fd101c59fd0"></a>FRC_IRQn&#160;</td><td class="fielddoc">
<p>4 EFR32 FRC Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ade4b94218400fbe7ca3211d7c9eddf21"></a>MODEM_IRQn&#160;</td><td class="fielddoc">
<p>5 EFR32 MODEM Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aeea080507b258b09dd1d3c5ff1241e45"></a>RAC_SEQ_IRQn&#160;</td><td class="fielddoc">
<p>6 EFR32 RAC_SEQ Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a3987b6977f4dfa30fb3650c4fd5901bf"></a>RAC_RSM_IRQn&#160;</td><td class="fielddoc">
<p>7 EFR32 RAC_RSM Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad1a3a9b30e918ad1fe871bdddde9b055"></a>BUFC_IRQn&#160;</td><td class="fielddoc">
<p>8 EFR32 BUFC Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a82a4d5fc77590d2698f6369463a5961c"></a>LDMA_IRQn&#160;</td><td class="fielddoc">
<p>9 EFR32 LDMA Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3"></a>GPIO_EVEN_IRQn&#160;</td><td class="fielddoc">
<p>10 EFR32 GPIO_EVEN Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87"></a>TIMER0_IRQn&#160;</td><td class="fielddoc">
<p>11 EFR32 TIMER0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e"></a>USART0_RX_IRQn&#160;</td><td class="fielddoc">
<p>12 EFR32 USART0_RX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff"></a>USART0_TX_IRQn&#160;</td><td class="fielddoc">
<p>13 EFR32 USART0_TX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35"></a>ACMP0_IRQn&#160;</td><td class="fielddoc">
<p>14 EFR32 ACMP0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"></a>ADC0_IRQn&#160;</td><td class="fielddoc">
<p>15 EFR32 ADC0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a19e53747a3b2f6937f6423c4080e01af"></a>IDAC0_IRQn&#160;</td><td class="fielddoc">
<p>16 EFR32 IDAC0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"></a>I2C0_IRQn&#160;</td><td class="fielddoc">
<p>17 EFR32 I2C0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582"></a>GPIO_ODD_IRQn&#160;</td><td class="fielddoc">
<p>18 EFR32 GPIO_ODD Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9"></a>TIMER1_IRQn&#160;</td><td class="fielddoc">
<p>19 EFR32 TIMER1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd"></a>USART1_RX_IRQn&#160;</td><td class="fielddoc">
<p>20 EFR32 USART1_RX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df"></a>USART1_TX_IRQn&#160;</td><td class="fielddoc">
<p>21 EFR32 USART1_TX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a"></a>LEUART0_IRQn&#160;</td><td class="fielddoc">
<p>22 EFR32 LEUART0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153"></a>PCNT0_IRQn&#160;</td><td class="fielddoc">
<p>23 EFR32 PCNT0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec"></a>CMU_IRQn&#160;</td><td class="fielddoc">
<p>24 EFR32 CMU Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d"></a>MSC_IRQn&#160;</td><td class="fielddoc">
<p>25 EFR32 MSC Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aae0f67398f569dfcb791c7e7b94eaa7e"></a>CRYPTO0_IRQn&#160;</td><td class="fielddoc">
<p>26 EFR32 CRYPTO0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a5fbd435892ec1f0b9031995a18ce02a2"></a>LETIMER0_IRQn&#160;</td><td class="fielddoc">
<p>27 EFR32 LETIMER0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2190207d34965d5170f00c8c6ba71274"></a>AGC_IRQn&#160;</td><td class="fielddoc">
<p>28 EFR32 AGC Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad284a74a1a7c2d682b438aad165df6a2"></a>PROTIMER_IRQn&#160;</td><td class="fielddoc">
<p>29 EFR32 PROTIMER Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a3932a253ec10569aa83634ef09748bb4"></a>RTCC_IRQn&#160;</td><td class="fielddoc">
<p>30 EFR32 RTCC Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ae10a5c7d24541aaf57b3dbd3b589e357"></a>SYNTH_IRQn&#160;</td><td class="fielddoc">
<p>31 EFR32 SYNTH Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af5f388d079596963ad1b60696ce60933"></a>CRYOTIMER_IRQn&#160;</td><td class="fielddoc">
<p>32 EFR32 CRYOTIMER Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a51d1ce9ced75f30ca3cea3982b2df191"></a>RFSENSE_IRQn&#160;</td><td class="fielddoc">
<p>33 EFR32 RFSENSE Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083afaeaa167e3d353d9a747c7685e1e5b61"></a>FPUEH_IRQn&#160;</td><td class="fielddoc">
<p>34 EFR32 FPUEH Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a3190f4bd3cc2273eed17538394b732a5"></a>SMU_IRQn&#160;</td><td class="fielddoc">
<p>35 EFR32 SMU Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ae5e14767680d5bcc7aeae8c890f2d745"></a>WTIMER0_IRQn&#160;</td><td class="fielddoc">
<p>36 EFR32 WTIMER0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6535ec25540568648e8d907113a8e472"></a>WTIMER1_IRQn&#160;</td><td class="fielddoc">
<p>37 EFR32 WTIMER1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083acdb011b9c34c393252bb1943fbc40170"></a>PCNT1_IRQn&#160;</td><td class="fielddoc">
<p>38 EFR32 PCNT1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aebc4b94d0d7fb2edaa969c6162b43f81"></a>PCNT2_IRQn&#160;</td><td class="fielddoc">
<p>39 EFR32 PCNT2 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a52576d1963aa4f88e20dcf9d811d146f"></a>USART2_RX_IRQn&#160;</td><td class="fielddoc">
<p>40 EFR32 USART2_RX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a52690e617d7ad56e173d5d8503af424b"></a>USART2_TX_IRQn&#160;</td><td class="fielddoc">
<p>41 EFR32 USART2_TX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"></a>I2C1_IRQn&#160;</td><td class="fielddoc">
<p>42 EFR32 I2C1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad3bd6b23574d7b8a5af9b1a1332288af"></a>USART3_RX_IRQn&#160;</td><td class="fielddoc">
<p>43 EFR32 USART3_RX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a70c2fba1d38173bb265201abb7aa754c"></a>USART3_TX_IRQn&#160;</td><td class="fielddoc">
<p>44 EFR32 USART3_TX Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a5266209c58f5e2410c48025c53272faf"></a>VDAC0_IRQn&#160;</td><td class="fielddoc">
<p>45 EFR32 VDAC0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a173b78ee58dbba1f5020084277c0ae7f"></a>CSEN_IRQn&#160;</td><td class="fielddoc">
<p>46 EFR32 CSEN Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ac594db70908bb42f717c736f44cec03e"></a>LESENSE_IRQn&#160;</td><td class="fielddoc">
<p>47 EFR32 LESENSE Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aacd02ef9e45a08a3166a03d78c50c505"></a>CRYPTO1_IRQn&#160;</td><td class="fielddoc">
<p>48 EFR32 CRYPTO1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd"></a>TRNG0_IRQn&#160;</td><td class="fielddoc">
<p>49 EFR32 TRNG0 Interrupt </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="efr32bg12p433f1024gl125_8h_source.html#l00052">52</a> of file <a class="el" href="efr32bg12p433f1024gl125_8h_source.html">efr32bg12p433f1024gl125.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Sep 27 2016 16:02:18 for EFR32 Blue Gecko 12 Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
