module PC (input clk, rst_n, pc_rewrite, flush,
           input [31:0] pc_in,
           output reg [31:0] pc_out);
always @(posedge clk) 
begin
  if (!rst_n)
    pc_out <= 32'h00400000;
  else if (pc_rewrite)
    pc_out <= pc_out;
  else if (flush && ((pc_in[6:2]==5'b11011) || (pc_in[6:2]==5'b11001)))
    pc_out <= pc_out;
  else
    pc_out <= pc_in;
end
endmodule