{"Source Block": ["oh/elink/hdl/etx_io.v@44:54@HdlIdDef", "   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n   \n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@41:51", "   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n   \n   //############\n"], ["oh/elink/hdl/etx_io.v@39:49", "   output \t  tx_rd_wait;\n   \n   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n"], ["oh/elink/hdl/etx_io.v@40:50", "   \n   //############\n   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n   \n"], ["oh/elink/hdl/etx_io.v@42:52", "   //# REGS\n   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n   \n   //############\n   //# WIRES\n"], ["oh/elink/hdl/etx_io.v@43:53", "   //############\n   reg [7:0] \t  tx_pointer;   \n   reg [15:0] \t  tx_data16;\n   reg\t\t  tx_frame;\n   reg [PW-1:0]   tx_packet_reg;\n   reg [2:0] \t  tx_state;   \n   reg \t\t  tx_access_reg;\n   \n   //############\n   //# WIRES\n   //############\n"]], "Diff Content": {"Delete": [[49, "   reg \t\t  tx_access_reg;\n"]], "Add": [[49, "   reg [63:0] \t  tx_data;\n"], [49, "   reg [3:0] \t  tx_frame;\n"], [49, "   wire [15:0] \t  tx_data16;\n"], [49, "   wire  \t  tx_frame16;\n"], [49, "   reg \t\t  tx_wr_wait_sync;\n"], [49, "   reg \t\t  tx_rd_wait_sync; \n"], [49, "   reg \t\t  tx_wr_wait;\n"], [49, "   reg \t\t  tx_rd_wait;\n"]]}}