Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep  6 00:54:02 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file warning_timing_summary_routed.rpt -pb warning_timing_summary_routed.pb -rpx warning_timing_summary_routed.rpx -warn_on_violation
| Design       : warning
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    995.291        0.000                      0                  131        0.137        0.000                      0                  131        3.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       995.291        0.000                      0                  131        0.137        0.000                      0                  131        3.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      995.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             995.291ns  (required time - arrival time)
  Source:                 counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 2.596ns (54.967%)  route 2.127ns (45.033%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.967 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  counter1_reg[1]/Q
                         net (fo=2, routed)           1.166     7.008    counter1_reg_n_0_[1]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.836 r  counter1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    counter1_reg[4]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  counter1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    counter1_reg[8]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  counter1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    counter1_reg[12]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  counter1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    counter1_reg[16]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  counter1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.292    counter1_reg[20]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  counter1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.406    counter1_reg[24]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  counter1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    counter1_reg[28]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.854 r  counter1_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.961     9.814    counter1_reg[31]_i_4_n_6
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.331    10.145 r  counter1[30]_i_1/O
                         net (fo=1, routed)           0.000    10.145    counter1[30]
    SLICE_X40Y37         FDRE                                         r  counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575  1004.967    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  counter1_reg[30]/C
                         clock pessimism              0.429  1005.396    
                         clock uncertainty           -0.035  1005.361    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.075  1005.436    counter1_reg[30]
  -------------------------------------------------------------------
                         required time                       1005.436    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                995.291    

Slack (MET) :             995.370ns  (required time - arrival time)
  Source:                 counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.472ns (53.740%)  route 2.128ns (46.260%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.967 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  counter1_reg[1]/Q
                         net (fo=2, routed)           1.166     7.008    counter1_reg_n_0_[1]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.836 r  counter1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    counter1_reg[4]_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  counter1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.950    counter1_reg[8]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  counter1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.064    counter1_reg[12]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  counter1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    counter1_reg[16]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  counter1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.292    counter1_reg[20]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.406 r  counter1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.406    counter1_reg[24]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.520 r  counter1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    counter1_reg[28]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.759 r  counter1_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.962     9.720    counter1_reg[31]_i_4_n_5
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.302    10.022 r  counter1[31]_i_3/O
                         net (fo=1, routed)           0.000    10.022    counter1[31]
    SLICE_X40Y37         FDRE                                         r  counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575  1004.967    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  counter1_reg[31]/C
                         clock pessimism              0.429  1005.396    
                         clock uncertainty           -0.035  1005.361    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.031  1005.392    counter1_reg[31]
  -------------------------------------------------------------------
                         required time                       1005.392    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                995.370    

Slack (MET) :             995.383ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.090ns (23.756%)  route 3.498ns (76.244%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.352     9.887    counter2[2]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.011 r  counter1[22]_i_1/O
                         net (fo=1, routed)           0.000    10.011    counter1[22]
    SLICE_X40Y39         FDRE                                         r  counter1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  counter1_reg[22]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.031  1005.394    counter1_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.394    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                995.383    

Slack (MET) :             995.384ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.090ns (23.770%)  route 3.496ns (76.230%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.349     9.884    counter2[2]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.008 r  counter1[10]_i_1/O
                         net (fo=1, routed)           0.000    10.008    counter1[10]
    SLICE_X40Y39         FDSE                                         r  counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X40Y39         FDSE                                         r  counter1_reg[10]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X40Y39         FDSE (Setup_fdse_C_D)        0.029  1005.392    counter1_reg[10]
  -------------------------------------------------------------------
                         required time                       1005.392    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                995.384    

Slack (MET) :             995.399ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.118ns (24.219%)  route 3.498ns (75.781%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.352     9.887    counter2[2]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.152    10.039 r  counter1[27]_i_1/O
                         net (fo=1, routed)           0.000    10.039    counter1[27]
    SLICE_X40Y39         FDRE                                         r  counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  counter1_reg[27]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.075  1005.438    counter1_reg[27]
  -------------------------------------------------------------------
                         required time                       1005.438    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                995.399    

Slack (MET) :             995.402ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.118ns (24.233%)  route 3.496ns (75.767%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.349     9.884    counter2[2]_i_2_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.152    10.036 r  counter1[25]_i_1/O
                         net (fo=1, routed)           0.000    10.036    counter1[25]
    SLICE_X40Y39         FDSE                                         r  counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X40Y39         FDSE                                         r  counter1_reg[25]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X40Y39         FDSE (Setup_fdse_C_D)        0.075  1005.438    counter1_reg[25]
  -------------------------------------------------------------------
                         required time                       1005.438    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                995.402    

Slack (MET) :             995.434ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.090ns (23.781%)  route 3.494ns (76.219%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.347     9.882    counter2[2]_i_2_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.006 r  counter1[21]_i_1/O
                         net (fo=1, routed)           0.000    10.006    counter1[21]
    SLICE_X42Y39         FDSE                                         r  counter1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X42Y39         FDSE                                         r  counter1_reg[21]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X42Y39         FDSE (Setup_fdse_C_D)        0.077  1005.440    counter1_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.440    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                995.434    

Slack (MET) :             995.451ns  (required time - arrival time)
  Source:                 counter1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.114ns (24.178%)  route 3.494ns (75.822%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.754     5.422    clk_IBUF_BUFG
    SLICE_X40Y38         FDSE                                         r  counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDSE (Prop_fdse_C_Q)         0.419     5.841 f  counter1_reg[24]/Q
                         net (fo=2, routed)           1.006     6.847    counter1_reg_n_0_[24]
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.146 r  counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.720    counter1[0]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.844 r  counter1[0]_i_4/O
                         net (fo=2, routed)           0.566     8.410    counter1[0]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.534 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.347     9.882    counter2[2]_i_2_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148    10.030 r  counter1[23]_i_1/O
                         net (fo=1, routed)           0.000    10.030    counter1[23]
    SLICE_X42Y39         FDSE                                         r  counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.577  1004.969    clk_IBUF_BUFG
    SLICE_X42Y39         FDSE                                         r  counter1_reg[23]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.035  1005.363    
    SLICE_X42Y39         FDSE (Setup_fdse_C_D)        0.118  1005.481    counter1_reg[23]
  -------------------------------------------------------------------
                         required time                       1005.481    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                995.451    

Slack (MET) :             995.522ns  (required time - arrival time)
  Source:                 counter1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.952ns (21.390%)  route 3.499ns (78.610%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 1004.968 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  counter1_reg[17]/Q
                         net (fo=2, routed)           0.823     6.699    counter1_reg_n_0_[17]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.823 r  counter1[0]_i_5/O
                         net (fo=1, routed)           0.643     7.466    counter1[0]_i_5_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.590 r  counter1[0]_i_2/O
                         net (fo=2, routed)           0.808     8.398    counter1[0]_i_2_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.522 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.225     9.747    counter2[2]_i_2_n_0
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.871 r  counter1[26]_i_1/O
                         net (fo=1, routed)           0.000     9.871    counter1[26]
    SLICE_X40Y38         FDRE                                         r  counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.576  1004.968    clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  counter1_reg[26]/C
                         clock pessimism              0.429  1005.397    
                         clock uncertainty           -0.035  1005.362    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031  1005.393    counter1_reg[26]
  -------------------------------------------------------------------
                         required time                       1005.393    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                995.522    

Slack (MET) :             995.537ns  (required time - arrival time)
  Source:                 counter1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.981ns (21.899%)  route 3.499ns (78.101%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 1004.968 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  counter1_reg[17]/Q
                         net (fo=2, routed)           0.823     6.699    counter1_reg_n_0_[17]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.823 r  counter1[0]_i_5/O
                         net (fo=1, routed)           0.643     7.466    counter1[0]_i_5_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.590 r  counter1[0]_i_2/O
                         net (fo=2, routed)           0.808     8.398    counter1[0]_i_2_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.522 r  counter2[2]_i_2/O
                         net (fo=35, routed)          1.225     9.747    counter2[2]_i_2_n_0
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.153     9.900 r  counter1[8]_i_1/O
                         net (fo=1, routed)           0.000     9.900    counter1[8]
    SLICE_X40Y38         FDRE                                         r  counter1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    L16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.576  1004.968    clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  counter1_reg[8]/C
                         clock pessimism              0.429  1005.397    
                         clock uncertainty           -0.035  1005.362    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.075  1005.437    counter1_reg[8]
  -------------------------------------------------------------------
                         required time                       1005.437    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                995.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 en2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  en2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  en2_reg[0]/Q
                         net (fo=2, routed)           0.067     1.711    en2_reg_n_0_[0]
    SLICE_X43Y37         FDRE                                         r  ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff3_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.071     1.574    ff3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.107%)  route 0.123ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ff_reg[1]/Q
                         net (fo=4, routed)           0.123     1.767    p_0_in
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    counter2[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  counter2_reg[0]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.637    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.855%)  route 0.096ns (34.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.096     1.738    counter_reg_n_0_[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    plusOp[5]
    SLICE_X37Y37         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.092     1.606    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            Buff_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 f  ff2_reg[1]/Q
                         net (fo=1, routed)           0.054     1.685    ff2_reg_n_0_[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.099     1.784 r  Buff_out_i_1/O
                         net (fo=1, routed)           0.000     1.784    Buff_out_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  Buff_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Buff_out_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.594    Buff_out_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.246%)  route 0.145ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ff_reg[1]/Q
                         net (fo=4, routed)           0.145     1.789    p_0_in
    SLICE_X42Y37         FDRE                                         r  ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  ff2_reg[0]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.060     1.576    ff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            ff2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  ff2_reg[0]/Q
                         net (fo=2, routed)           0.131     1.781    ff2_reg_n_0_[0]
    SLICE_X43Y37         FDRE                                         r  ff2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff2_reg[1]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.022     1.538    ff2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ff3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            ff3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  ff3_reg[0]/Q
                         net (fo=2, routed)           0.134     1.765    ff3_reg_n_0_[0]
    SLICE_X43Y37         FDRE                                         r  ff3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  ff3_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.017     1.520    ff3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.187ns (50.617%)  route 0.182ns (49.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.182     1.824    counter_reg_n_0_[0]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.046     1.870 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    plusOp[2]
    SLICE_X37Y37         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     1.621    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  counter2_reg[1]/Q
                         net (fo=2, routed)           0.174     1.841    counter2_reg_n_0_[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    counter2[2]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  counter2_reg[2]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.624    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  counter2_reg[1]/Q
                         net (fo=2, routed)           0.174     1.841    counter2_reg_n_0_[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    counter2[1]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  counter2_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.623    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X43Y37    Buff_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y35    counter1_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y39    counter1_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y38    counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y37    counter1_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y36    counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X40Y37    counter1_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X42Y38    counter1_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X42Y38    counter1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         996.000     995.500    SLICE_X43Y37    Buff_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         996.000     995.500    SLICE_X40Y35    counter1_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         996.000     995.500    SLICE_X40Y39    counter1_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         996.000     995.500    SLICE_X40Y38    counter1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         996.000     995.500    SLICE_X40Y37    counter1_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         996.000     995.500    SLICE_X40Y36    counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         996.000     995.500    SLICE_X40Y37    counter1_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         996.000     995.500    SLICE_X42Y38    counter1_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         996.000     995.500    SLICE_X42Y38    counter1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         996.000     995.500    SLICE_X40Y36    counter1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    Buff_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    counter1_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    counter1_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    counter1_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    counter1_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    counter1_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    counter1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    counter1_reg[17]/C



