# UART core
This repo contains a UART core wirtten in Verilog. Currently, only RX and TX modules are present.

## Todo
- [ ] Add top level
