
---------- Begin Simulation Statistics ----------
final_tick                               172014303000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 423714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705800                       # Number of bytes of host memory used
host_op_rate                                   424560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   236.01                       # Real time elapsed on the host
host_tick_rate                              728849213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172014                       # Number of seconds simulated
sim_ticks                                172014303000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563806                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113511                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635690                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66043                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.720143                       # CPI: cycles per instruction
system.cpu.discardedOps                        196814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485691                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033927                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39091477                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581347                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172014303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132922826                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        610848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       709119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1418982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1353                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             139574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       241218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63046                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167010                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167010                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        139574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       917432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306584                       # Request fanout histogram
system.membus.respLayer1.occupancy         2900541500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2540592000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141895                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       420000                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2127505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2128847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    171603456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              171707904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          305599                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30875904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1015464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1013890     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1565      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1015464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3945394000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3546696998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               403177                       # number of demand (read+write) hits
system.l2.demand_hits::total                   403279                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              403177                       # number of overall hits
system.l2.overall_hits::total                  403279                       # number of overall hits
system.l2.demand_misses::.cpu.inst                424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             306162                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306586                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               424                       # number of overall misses
system.l2.overall_misses::.cpu.data            306162                       # number of overall misses
system.l2.overall_misses::total                306586                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35284985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35330231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45246000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35284985000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35330231000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           709339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709865                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          709339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709865                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.431616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.431893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.431616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.431893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106712.264151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115249.394112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115237.587496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106712.264151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115249.394112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115237.587496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              241218                       # number of writebacks
system.l2.writebacks::total                    241218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        306160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       306160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29161601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29198367000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29161601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29198367000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.431613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.431891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.431613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.431891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86712.264151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95249.545989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95237.739086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86712.264151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95249.545989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95237.739086                       # average overall mshr miss latency
system.l2.replacements                         305599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       631313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           631313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       631313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       631313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          282                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              282                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          282                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            122329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122329                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167010                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19709193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19709193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.577212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.577212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118012.053170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118012.053170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16368993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16368993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.577212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.577212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98012.053170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98012.053170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106712.264151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106712.264151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86712.264151                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86712.264151                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        280848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            280848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       139152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15575792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15575792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       420000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        420000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.331314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.331314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111933.655283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111933.655283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       139150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12792608000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12792608000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.331310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91933.941789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91933.941789                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.144905                       # Cycle average of tags in use
system.l2.tags.total_refs                     1418743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.611594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.072645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.863735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2000.208524                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11657751                       # Number of tag accesses
system.l2.tags.data_accesses                 11657751                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       39188480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39242752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30875904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30875904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          306160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       241218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             241218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            315509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227821055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228136564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       315509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           315509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179496143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179496143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179496143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           315509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227821055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            407632707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    607606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033663280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1171638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             455328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     241218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   482436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13894172750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3042270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25302685250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22835.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41585.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   419469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  310201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               482436                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  284304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       361179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.295491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.245590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.517270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19009      5.26%      5.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       277589     76.86%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34311      9.50%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6820      1.89%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2602      0.72%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2007      0.56%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1444      0.40%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1250      0.35%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16147      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       361179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.984896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.927391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.588626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         27564     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           67      0.24%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.430750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.382046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.319820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10337     37.35%     37.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1535      5.55%     42.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12373     44.71%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1023      3.70%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1970      7.12%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              326      1.18%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.22%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38941056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  301696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30873344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39242752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30875904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       226.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172014140000                       # Total gap between requests
system.mem_ctrls.avgGap                     314007.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     38886784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30873344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 315508.646975711046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 226067154.427268743515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179481260.927470654249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       612320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       482436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27827000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25274858250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4032415372250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32814.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41277.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8358446.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1252420260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            665673360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2126898900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1229785020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13578626880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41298414060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31275880800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91427699280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.512192                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80897258750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5743920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85373124250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1326404940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            705000945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2217462660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1288322100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13578626880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41681256270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30953487360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91750561155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.389140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80058100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5743920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86212283000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8692795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8692795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8692795                       # number of overall hits
system.cpu.icache.overall_hits::total         8692795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50165000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50165000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50165000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50165000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95370.722433                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95370.722433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95370.722433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95370.722433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49113000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49113000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93370.722433                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93370.722433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93370.722433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93370.722433                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8692795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8692795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50165000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50165000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95370.722433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95370.722433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93370.722433                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93370.722433                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.359448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16527.226236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.359448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.806092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51421885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51421885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51422478                       # number of overall hits
system.cpu.dcache.overall_hits::total        51422478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745236                       # number of overall misses
system.cpu.dcache.overall_misses::total        745236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49842523000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49842523000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49842523000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49842523000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159295                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159295                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52167714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52167714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67591.330467                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67591.330467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66881.528804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66881.528804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       631313                       # number of writebacks
system.cpu.dcache.writebacks::total            631313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       709339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       709339                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45526183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45526183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45939656000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45939656000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64541.266351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64541.266351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64764.035250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64764.035250                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40762528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40762528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23312668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23312668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41181124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41181124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55692.524534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55692.524534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       416042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       416042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22362380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22362380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53750.294441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53750.294441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26529855000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26529855000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83214.209539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83214.209539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23163803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23163803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80057.659009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80057.659009                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7826                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7826                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413473000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413473000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104465.133906                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104465.133906                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.987834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52131893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            709339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.493623                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.987834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105044919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105044919                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
