verilog xil_defaultlib --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/8b3d" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/6b56/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/1b7e/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/122e/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/b205/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_3/ipshared/c968/hdl/verilog" \
"../../../bd/design_3/ipshared/6d0a/src/axi_bram_reader.v" \
"../../../bd/design_3/ipshared/6d0a/src/bram_reader_v1_0_S00_AXI.v" \
"../../../bd/design_3/ip/design_3_axi_bram_reader_0_1/sim/design_3_axi_bram_reader_0_1.v" \
"../../../bd/design_3/ip/design_3_axi_bram_reader_1_1/sim/design_3_axi_bram_reader_1_1.v" \
"../../../bd/design_3/ipshared/a6af/src/axis_red_pitaya_adc.v" \
"../../../bd/design_3/ip/design_3_axis_red_pitaya_adc_0_1/sim/design_3_axis_red_pitaya_adc_0_1.v" \
"../../../bd/design_3/ipshared/ab40/src/axis_red_pitaya_dac.v" \
"../../../bd/design_3/ip/design_3_axis_red_pitaya_dac_0_1/sim/design_3_axis_red_pitaya_dac_0_1.v" \
"../../../bd/design_3/ip/design_3_blk_mem_gen_0_1/sim/design_3_blk_mem_gen_0_1.v" \
"../../../bd/design_3/ip/design_3_blk_mem_gen_1_1/sim/design_3_blk_mem_gen_1_1.v" \
"../../../bd/design_3/ip/design_3_ff_0_2/sim/design_3_ff_0_2.v" \
"../../../bd/design_3/ip/design_3_ff_1_2/sim/design_3_ff_1_2.v" \
"../../../bd/design_3/ip/design_3_ff_2_2/sim/design_3_ff_2_2.v" \
"../../../bd/design_3/ip/design_3_signal_spliter_1_2/sim/design_3_signal_spliter_1_2.v" \
"../../../bd/design_3/ip/design_3_xlconcat_4_3/sim/design_3_xlconcat_4_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_5_3/sim/design_3_xlslice_5_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_6_2/sim/design_3_xlslice_6_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_7_2/sim/design_3_xlslice_7_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_8_2/sim/design_3_xlslice_8_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_9_2/sim/design_3_xlslice_9_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_10_2/sim/design_3_xlslice_10_2.v" \
"../../../bd/design_3/ip/design_3_ff_0_3/sim/design_3_ff_0_3.v" \
"../../../bd/design_3/ip/design_3_ff_1_3/sim/design_3_ff_1_3.v" \
"../../../bd/design_3/ip/design_3_ff_2_3/sim/design_3_ff_2_3.v" \
"../../../bd/design_3/ip/design_3_signal_spliter_1_3/sim/design_3_signal_spliter_1_3.v" \
"../../../bd/design_3/ip/design_3_xlconcat_4_4/sim/design_3_xlconcat_4_4.v" \
"../../../bd/design_3/ip/design_3_xlslice_5_4/sim/design_3_xlslice_5_4.v" \
"../../../bd/design_3/ip/design_3_xlslice_6_3/sim/design_3_xlslice_6_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_7_3/sim/design_3_xlslice_7_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_8_3/sim/design_3_xlslice_8_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_9_3/sim/design_3_xlslice_9_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_10_3/sim/design_3_xlslice_10_3.v" \
"../../../bd/design_3/ip/design_3_clk_wiz_0_1/design_3_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_3/ip/design_3_clk_wiz_0_1/design_3_clk_wiz_0_1.v" \
"../../../bd/design_3/ip/design_3_fifo_generator_0_1/sim/design_3_fifo_generator_0_1.v" \
"../../../bd/design_3/ip/design_3_processing_system7_0_1/sim/design_3_processing_system7_0_1.v" \
"../../../bd/design_3/ip/design_3_xbar_1/sim/design_3_xbar_1.v" \
"../../../bd/design_3/ip/design_3_signal_spliter_0_1/sim/design_3_signal_spliter_0_1.v" \
"../../../bd/design_3/ip/design_3_xlconcat_0_1/sim/design_3_xlconcat_0_1.v" \
"../../../bd/design_3/ip/design_3_xlconcat_1_1/sim/design_3_xlconcat_1_1.v" \
"../../../bd/design_3/ip/design_3_xlconstant_0_1/sim/design_3_xlconstant_0_1.v" \
"../../../bd/design_3/ip/design_3_xlconstant_1_1/sim/design_3_xlconstant_1_1.v" \
"../../../bd/design_3/ip/design_3_xlconstant_2_1/sim/design_3_xlconstant_2_1.v" \
"../../../bd/design_3/ip/design_3_xlconstant_3_1/sim/design_3_xlconstant_3_1.v" \
"../../../bd/design_3/ip/design_3_xlconstant_5_1/sim/design_3_xlconstant_5_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_0_1/sim/design_3_xlslice_0_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_1_1/sim/design_3_xlslice_1_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_2_1/sim/design_3_xlslice_2_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_3_1/sim/design_3_xlslice_3_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_4_1/sim/design_3_xlslice_4_1.v" \
"../../../bd/design_3/ip/design_3_xlslice_5_5/sim/design_3_xlslice_5_5.v" \
"../../../bd/design_3/ip/design_3_system_ctrl_0_0/sim/design_3_system_ctrl_0_0.v" \
"../../../bd/design_3/ip/design_3_xlslice_1_2/sim/design_3_xlslice_1_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_1_3/sim/design_3_xlslice_1_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_2_2/sim/design_3_xlslice_2_2.v" \
"../../../bd/design_3/ip/design_3_xlslice_2_3/sim/design_3_xlslice_2_3.v" \
"../../../bd/design_3/ip/design_3_xlconcat_0_2/sim/design_3_xlconcat_0_2.v" \
"../../../bd/design_3/ip/design_3_xlconstant_0_2/sim/design_3_xlconstant_0_2.v" \
"../../../bd/design_3/ip/design_3_blk_mem_gen_0_2/sim/design_3_blk_mem_gen_0_2.v" \
"../../../bd/design_3/ip/design_3_xlconstant_0_3/sim/design_3_xlconstant_0_3.v" \
"../../../bd/design_3/ip/design_3_xlslice_1_4/sim/design_3_xlslice_1_4.v" \
"../../../bd/design_3/ip/design_3_ila_0_0/sim/design_3_ila_0_0.v" \
"../../../bd/design_3/ip/design_3_ila_1_0/sim/design_3_ila_1_0.v" \
"../../../bd/design_3/sim/design_3.v" \
"../../../bd/design_3/ip/design_3_auto_pc_0/sim/design_3_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
