<root><simulation><result_generated_time />2023-05-13 01:51:30<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OY_16']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [1024, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OY', 4)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OY', 7), ('OX', 7), ('K', 3)], [('K', 4), ('OX', 2), ('OX', 2)], []]<I />[[('K', 16), ('OY', 7), ('OX', 7), ('K', 3), ('K', 4)], [('OX', 2), ('OX', 2)], []]<O />[[('K', 16)], [('OY', 7), ('OX', 7), ('K', 3), ('K', 4), ('OX', 2), ('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 49, 4, 1], 'I': [1.0, 192.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 393216, 393216], 'I': [392, 1605632, 1605632], 'O': [128, 1204224, 1204224], 'O_partial': [0, 0, 0], 'O_final': [128, 1204224, 1204224]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.77, 0.05, 0.0], 'O': [0.25, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.1, 0.0], 'I': [0.77, 0.1, 0.0], 'O': [0.25, 0.1, 0.0]}<effective_mem_size_bit />{'W': [128, 393216, 393216], 'I': [392, 1605632, 1605632], 'O': [8, 172032, 1204224], 'O_partial': [0, 0, 0], 'O_final': [8, 172032, 1204224]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1204224, 24576], [24576, 6144], [6144, 0]]<I />[[301056, 25088], [25088, 25088], [25088, 0]]<O />[[(0, 150528), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 150528), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[150528, 3072], [384, 96], [24, 0]]<I />[[37632, 3136], [392, 392], [98, 0]]<O />[[(0, 18816), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 18816], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />0</mac_count></basic_info><energy><total_energy />10531352.1<mem_energy_breakdown><W />[51.7, 49.3, 32.0]<I />[13.8, 77.7, 130.5]<O />[13.2, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />0.0<total />10529734.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9018<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9018<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />41728<latency_cycle_without_data_loading />37632<ideal_computing_cycle />37632<data_loading><load_cycle_total />4096<load_cycle_individual />{'W': [192, 768, 0], 'I': [784, 3136, 0]}<load_cycle_combined />{'W': 768, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-37631], [-35190, -32400], [-37632, -37632]], 'I': [[-37631], [-2334, 0], [-37632, -37632]], 'O': [[-37632], [-32928, -35280], [-35280, -37044]]}<mem_stall_cycle_shared />{'W': [[-37631], [-35190, 0], [0, 0]], 'I': [[-37631], [-2334, 0], [0, 0]], 'O': [[-37632], [-32928, -35280], [-35280, -37044]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 393216, 393216], 'I': [392, 1605632, 1605632], 'O': [128, 1204224, 1204224], 'O_partial': [0, 0, 0], 'O_final': [128, 1204224, 1204224]}<data_size_each_level_total />{'W': [98304, 393216, 393216], 'I': [401408, 1605632, 1605632], 'O': [512, 1204224, 1204224]}<loop_cycles_each_level />{'W': [2352, 37632, 37632], 'I': [9408, 37632, 37632], 'O': [16, 37632, 37632]}<top_ir_loop_size />{'W': [1, 4, 1], 'I': [12, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [41.8, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.0], [42.7, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [41.8, 41.8], [41.8, 10.4]], 'I': [[8.0, 0.5], [512.0, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [41.8, 10.4], [10.4, 0]], 'I': [[8.0, 0.5], [512.0, 42.7], [42.7, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [585.8, 85.1], [53.1, 32.0]], 'I': [[8.0, 0.5], [585.8, 85.1], [53.1, 32.0]], 'O': [[8.0, 8.0], [585.8, 85.1], [53.1, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 37632], [2352, 2352, 16], [37632, 37632, 1]], 'I': [[1, 1, 37632], [784, 9408, 4], [37632, 37632, 1]], 'O': [[1, 1, 37632], [16, 16, 2352], [37632, 37632, 1]]}<trans_time_real />{'W': [[0, 1, 37632], [[6, 2352, 16], [192, 2352, 16]], [[768, 37632, 1], [192, 37632, 1]]], 'I': [[0, 1, 37632], [[6, 9408, 4], [784, 9408, 4]], [[3136, 37632, 1], [784, 37632, 1]]], 'O': [[0, 1, 37632], [[2, 16, 2352], [1, 16, 2352]], [[2352, 37632, 1], [588, 37632, 1]]]}<single_stall_cycle />{'W': [[-1], [-2346, -2160], [-36864, -37440]], 'I': [[-1], [-778, 0], [-34496, -36848]], 'O': [[-1], [-14, -15], [-35280, -37044]]}<single_stall_count />{'W': [37631, 15, 0], 'I': [37631, 3, 0], 'O': [37632, 2352, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}, 1: {'W': [2880, 0], 'I': [2352, 0], 'O': [4704, 2352]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-37632, -37632], [-35280, -37632]], 1: [[-32400, -37632], [-32928, -35280]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.57</simulation></root>