Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:20:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_52_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.103ns (31.980%)  route 2.346ns (68.020%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.131ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.026ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=10482, routed)       2.187     3.138    Delay1No18_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y220       FDCE                                         r  Delay1No18_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y220       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.217 r  Delay1No18_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.723     3.940    Delay1No18_instance/Q[18]
    SLICE_X132Y209       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.030 r  Delay1No18_instance/geqOp_carry__0_i_15__4/O
                         net (fo=1, routed)           0.009     4.039    Sum12_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X132Y209       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.225 r  Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     4.277    Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y210       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.329 r  Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.518     4.847    Delay1No19_instance/CO[0]
    SLICE_X129Y213       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.913 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.184     5.097    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X130Y213       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.186 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.061     5.247    Delay1No18_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X130Y213       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     5.370 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=34, routed)          0.310     5.680    Delay1No19_instance/shiftVal__5[0]
    SLICE_X131Y207       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     5.827 r  Delay1No19_instance/shiftedFracY_d1[36]_i_2__4/O
                         net (fo=4, routed)           0.227     6.054    Delay1No18_instance/level2[7]
    SLICE_X129Y209       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.177 r  Delay1No18_instance/shiftedFracY_d1[36]_i_1__4/O
                         net (fo=2, routed)           0.213     6.390    Delay1No18_instance/level4__0[4]
    SLICE_X130Y204       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.538 r  Delay1No18_instance/shiftedFracY_d1[20]_i_1__4/O
                         net (fo=1, routed)           0.049     6.587    Sum12_3_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X130Y204       FDRE                                         r  Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=10482, routed)       1.975     6.635    Sum12_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y204       FDRE                                         r  Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.451     7.086    
                         clock uncertainty           -0.035     7.051    
    SLICE_X130Y204       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.076    Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  0.489    




