In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMOption.a_gcc_-O2:

Arg.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>:
   0:	mov	x11, x2
   4:	ldrb	w2, [x0, #44]
   8:	mov	x9, x4
   c:	mov	x10, x1
  10:	mov	x8, x3
  14:	add	x7, x0, #0x40
  18:	and	w2, w2, #0xfffffffc
  1c:	mov	x4, #0x200000000           	// #8589934592
  20:	stp	x10, x11, [x0]
  24:	str	x6, [x0, #16]
  28:	stp	x8, x9, [x0, #24]
  2c:	str	w5, [x0, #40]
  30:	strb	w2, [x0, #44]
  34:	stp	x7, x4, [x0, #48]
  38:	str	xzr, [x0, #80]
  3c:	ret

0000000000000040 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>:
  40:	mov	x13, x2
  44:	ldrb	w2, [x0, #44]
  48:	mov	x11, x4
  4c:	mov	x4, #0x1                   	// #1
  50:	mov	x12, x1
  54:	mov	x10, x3
  58:	add	x8, x0, #0x40
  5c:	and	w2, w2, #0xfffffffc
  60:	movk	x4, #0x2, lsl #32
  64:	stp	x12, x13, [x0]
  68:	str	x7, [x0, #16]
  6c:	stp	x10, x11, [x0, #24]
  70:	str	w5, [x0, #40]
  74:	strb	w2, [x0, #44]
  78:	stp	x8, x4, [x0, #48]
  7c:	str	x6, [x0, #64]
  80:	str	xzr, [x0, #80]
  84:	ret

0000000000000088 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>:
  88:	mov	x13, x2
  8c:	ldrb	w2, [x0, #44]
  90:	mov	x12, x1
  94:	mov	x11, x4
  98:	ldr	x1, [sp]
  9c:	mov	x10, x3
  a0:	add	x8, x0, #0x40
  a4:	and	w2, w2, #0xfffffffc
  a8:	mov	x4, #0x200000002           	// #8589934594
  ac:	stp	x12, x13, [x0]
  b0:	str	x1, [x0, #16]
  b4:	stp	x10, x11, [x0, #24]
  b8:	str	w5, [x0, #40]
  bc:	strb	w2, [x0, #44]
  c0:	stp	x8, x4, [x0, #48]
  c4:	stp	x6, x7, [x0, #64]
  c8:	str	xzr, [x0, #80]
  cc:	ret

00000000000000d0 <_ZN4llvm3opt3ArgD1Ev>:
  d0:	stp	x29, x30, [sp, #-48]!
  d4:	mov	x29, sp
  d8:	stp	x19, x20, [sp, #16]
  dc:	mov	x20, x0
  e0:	ldrb	w0, [x0, #44]
  e4:	tbz	w0, #1, 12c <_ZN4llvm3opt3ArgD1Ev+0x5c>
  e8:	str	x21, [sp, #32]
  ec:	ldr	w21, [x20, #56]
  f0:	cbz	w21, 128 <_ZN4llvm3opt3ArgD1Ev+0x58>
  f4:	mov	w0, w21
  f8:	mov	x19, #0x0                   	// #0
  fc:	b	104 <_ZN4llvm3opt3ArgD1Ev+0x34>
 100:	ldr	w0, [x20, #56]
 104:	cmp	x19, w0, uxtw
 108:	b.cs	170 <_ZN4llvm3opt3ArgD1Ev+0xa0>  // b.hs, b.nlast
 10c:	ldr	x0, [x20, #48]
 110:	ldr	x0, [x0, x19, lsl #3]
 114:	cbz	x0, 11c <_ZN4llvm3opt3ArgD1Ev+0x4c>
 118:	bl	0 <_ZdaPv>
 11c:	add	x19, x19, #0x1
 120:	cmp	w21, w19
 124:	b.ne	100 <_ZN4llvm3opt3ArgD1Ev+0x30>  // b.any
 128:	ldr	x21, [sp, #32]
 12c:	ldr	x19, [x20, #80]
 130:	cbz	x19, 148 <_ZN4llvm3opt3ArgD1Ev+0x78>
 134:	mov	x0, x19
 138:	bl	d0 <_ZN4llvm3opt3ArgD1Ev>
 13c:	mov	x0, x19
 140:	mov	x1, #0x58                  	// #88
 144:	bl	0 <_ZdlPvm>
 148:	ldr	x0, [x20, #48]
 14c:	add	x20, x20, #0x40
 150:	cmp	x0, x20
 154:	b.eq	164 <_ZN4llvm3opt3ArgD1Ev+0x94>  // b.none
 158:	ldp	x19, x20, [sp, #16]
 15c:	ldp	x29, x30, [sp], #48
 160:	b	0 <free>
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x29, x30, [sp], #48
 16c:	ret
 170:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 174:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 178:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 17c:	add	x3, x3, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x0, x0, #0x0
 188:	mov	w2, #0x95                  	// #149
 18c:	bl	0 <__assert_fail>

0000000000000190 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>:
 190:	stp	x29, x30, [sp, #-96]!
 194:	mov	x29, sp
 198:	stp	x25, x26, [sp, #64]
 19c:	mov	x25, x1
 1a0:	stp	x19, x20, [sp, #16]
 1a4:	mov	x20, x0
 1a8:	ldr	x1, [x1, #16]
 1ac:	stp	x21, x22, [sp, #32]
 1b0:	ldr	x0, [x25, #24]
 1b4:	cmp	x1, x0
 1b8:	b.eq	428 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x298>  // b.none
 1bc:	mov	w1, #0x3c                  	// #60
 1c0:	strb	w1, [x0]
 1c4:	ldr	x1, [x25, #24]
 1c8:	ldr	x0, [x25, #16]
 1cc:	add	x1, x1, #0x1
 1d0:	str	x1, [x25, #24]
 1d4:	sub	x0, x0, x1
 1d8:	cmp	x0, #0x4
 1dc:	b.ls	450 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x2c0>  // b.plast
 1e0:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1e4:	add	x0, x0, #0x0
 1e8:	ldr	w2, [x0]
 1ec:	ldrb	w0, [x0, #4]
 1f0:	str	w2, [x1]
 1f4:	strb	w0, [x1, #4]
 1f8:	mov	x1, x25
 1fc:	ldr	x0, [x25, #24]
 200:	add	x0, x0, #0x5
 204:	str	x0, [x25, #24]
 208:	mov	x0, x20
 20c:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 210:	ldp	x0, x1, [x25, #16]
 214:	sub	x0, x0, x1
 218:	cmp	x0, #0x6
 21c:	b.ls	480 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x2f0>  // b.plast
 220:	adrp	x2, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 224:	add	x2, x2, #0x0
 228:	mov	x0, x25
 22c:	ldr	w3, [x2]
 230:	ldur	w2, [x2, #3]
 234:	str	w3, [x1]
 238:	stur	w2, [x1, #3]
 23c:	ldr	x1, [x25, #24]
 240:	add	x1, x1, #0x7
 244:	str	x1, [x25, #24]
 248:	ldr	w1, [x20, #40]
 24c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 250:	ldp	x0, x1, [x25, #16]
 254:	sub	x0, x0, x1
 258:	cmp	x0, #0x9
 25c:	b.ls	4ac <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x31c>  // b.plast
 260:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 264:	add	x0, x0, #0x0
 268:	ldr	x2, [x0]
 26c:	str	x2, [x1]
 270:	ldrh	w0, [x0, #8]
 274:	strh	w0, [x1, #8]
 278:	ldr	x0, [x25, #24]
 27c:	add	x0, x0, #0xa
 280:	str	x0, [x25, #24]
 284:	ldr	w21, [x20, #56]
 288:	ldr	x2, [x25, #16]
 28c:	cbz	w21, 4ec <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x35c>
 290:	adrp	x22, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 294:	sub	w21, w21, #0x1
 298:	add	x22, x22, #0x0
 29c:	mov	x26, #0x0                   	// #0
 2a0:	stp	x23, x24, [sp, #48]
 2a4:	adrp	x24, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2a8:	mov	w23, #0x27                  	// #39
 2ac:	add	x24, x24, #0x0
 2b0:	stp	x27, x28, [sp, #80]
 2b4:	b	368 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x1d8>
 2b8:	strb	w23, [x0]
 2bc:	mov	x19, x25
 2c0:	ldr	x0, [x25, #24]
 2c4:	add	x0, x0, #0x1
 2c8:	str	x0, [x25, #24]
 2cc:	ldr	w0, [x20, #56]
 2d0:	cmp	x0, x26
 2d4:	b.ls	4f4 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x364>  // b.plast
 2d8:	ldr	x0, [x20, #48]
 2dc:	ldr	x28, [x0, x26, lsl #3]
 2e0:	cbz	x28, 39c <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x20c>
 2e4:	mov	x0, x28
 2e8:	bl	0 <strlen>
 2ec:	mov	x27, x0
 2f0:	ldp	x2, x0, [x19, #16]
 2f4:	sub	x1, x2, x0
 2f8:	cmp	x27, x1
 2fc:	b.hi	388 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x1f8>  // b.pmore
 300:	cbz	x27, 31c <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x18c>
 304:	mov	x1, x28
 308:	mov	x2, x27
 30c:	bl	0 <memcpy>
 310:	ldp	x2, x1, [x19, #16]
 314:	add	x0, x1, x27
 318:	str	x0, [x19, #24]
 31c:	cmp	x2, x0
 320:	b.eq	3a8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x218>  // b.none
 324:	strb	w23, [x0]
 328:	cmp	x26, x21
 32c:	ldr	x0, [x19, #24]
 330:	add	x0, x0, #0x1
 334:	str	x0, [x19, #24]
 338:	ldp	x2, x0, [x25, #16]
 33c:	sub	x2, x2, x0
 340:	b.eq	3c8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x238>  // b.none
 344:	cmp	x2, #0x1
 348:	b.ls	410 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x280>  // b.plast
 34c:	mov	w1, #0x202c                	// #8236
 350:	strh	w1, [x0]
 354:	ldr	x0, [x25, #24]
 358:	add	x0, x0, #0x2
 35c:	str	x0, [x25, #24]
 360:	ldr	x2, [x25, #16]
 364:	add	x26, x26, #0x1
 368:	cmp	x2, x0
 36c:	b.ne	2b8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x128>  // b.any
 370:	mov	x1, x22
 374:	mov	x0, x25
 378:	mov	x2, #0x1                   	// #1
 37c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 380:	mov	x19, x0
 384:	b	2cc <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x13c>
 388:	mov	x0, x19
 38c:	mov	x2, x27
 390:	mov	x1, x28
 394:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 398:	mov	x19, x0
 39c:	ldp	x2, x0, [x19, #16]
 3a0:	cmp	x2, x0
 3a4:	b.ne	324 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x194>  // b.any
 3a8:	mov	x2, #0x1                   	// #1
 3ac:	mov	x0, x19
 3b0:	mov	x1, x22
 3b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 3b8:	ldp	x2, x0, [x25, #16]
 3bc:	cmp	x26, x21
 3c0:	sub	x2, x2, x0
 3c4:	b.ne	344 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x1b4>  // b.any
 3c8:	ldp	x23, x24, [sp, #48]
 3cc:	ldp	x27, x28, [sp, #80]
 3d0:	cmp	x2, #0x2
 3d4:	b.ls	4c8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x338>  // b.plast
 3d8:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3dc:	add	x1, x1, #0x0
 3e0:	ldrh	w2, [x1]
 3e4:	ldrb	w1, [x1, #2]
 3e8:	strh	w2, [x0]
 3ec:	strb	w1, [x0, #2]
 3f0:	ldr	x0, [x25, #24]
 3f4:	ldp	x19, x20, [sp, #16]
 3f8:	add	x0, x0, #0x3
 3fc:	ldp	x21, x22, [sp, #32]
 400:	str	x0, [x25, #24]
 404:	ldp	x25, x26, [sp, #64]
 408:	ldp	x29, x30, [sp], #96
 40c:	ret
 410:	mov	x1, x24
 414:	mov	x0, x25
 418:	mov	x2, #0x2                   	// #2
 41c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 420:	ldr	x0, [x25, #24]
 424:	b	360 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x1d0>
 428:	mov	x0, x25
 42c:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 430:	mov	x2, #0x1                   	// #1
 434:	add	x1, x1, #0x0
 438:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 43c:	ldr	x0, [x25, #16]
 440:	ldr	x1, [x25, #24]
 444:	sub	x0, x0, x1
 448:	cmp	x0, #0x4
 44c:	b.hi	1e0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x50>  // b.pmore
 450:	mov	x2, #0x5                   	// #5
 454:	mov	x0, x25
 458:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 45c:	add	x1, x1, #0x0
 460:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 464:	mov	x1, x25
 468:	mov	x0, x20
 46c:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 470:	ldp	x0, x1, [x25, #16]
 474:	sub	x0, x0, x1
 478:	cmp	x0, #0x6
 47c:	b.hi	220 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x90>  // b.pmore
 480:	mov	x2, #0x7                   	// #7
 484:	mov	x0, x25
 488:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 48c:	add	x1, x1, #0x0
 490:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 494:	ldr	w1, [x20, #40]
 498:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 49c:	ldp	x0, x1, [x25, #16]
 4a0:	sub	x0, x0, x1
 4a4:	cmp	x0, #0x9
 4a8:	b.hi	260 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xd0>  // b.pmore
 4ac:	mov	x0, x25
 4b0:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4b4:	mov	x2, #0xa                   	// #10
 4b8:	add	x1, x1, #0x0
 4bc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 4c0:	ldr	x0, [x25, #24]
 4c4:	b	284 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xf4>
 4c8:	mov	x0, x25
 4cc:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4d0:	ldp	x19, x20, [sp, #16]
 4d4:	add	x1, x1, #0x0
 4d8:	ldp	x21, x22, [sp, #32]
 4dc:	mov	x2, #0x3                   	// #3
 4e0:	ldp	x25, x26, [sp, #64]
 4e4:	ldp	x29, x30, [sp], #96
 4e8:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 4ec:	sub	x2, x2, x0
 4f0:	b	3d0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x240>
 4f4:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f8:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4fc:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 500:	add	x3, x3, #0x0
 504:	add	x1, x1, #0x0
 508:	add	x0, x0, #0x0
 50c:	mov	w2, #0x99                  	// #153
 510:	bl	0 <__assert_fail>
 514:	nop

0000000000000518 <_ZNK4llvm3opt3Arg4dumpEv>:
 518:	stp	x29, x30, [sp, #-32]!
 51c:	mov	x29, sp
 520:	str	x19, [sp, #16]
 524:	mov	x19, x0
 528:	bl	0 <_ZN4llvm4dbgsEv>
 52c:	mov	x1, x0
 530:	mov	x0, x19
 534:	ldr	x19, [sp, #16]
 538:	ldp	x29, x30, [sp], #32
 53c:	b	190 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>

0000000000000540 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 540:	stp	x29, x30, [sp, #-416]!
 544:	mov	x29, sp
 548:	stp	x23, x24, [sp, #48]
 54c:	mov	x23, x1
 550:	ldr	x1, [x0]
 554:	stp	x19, x20, [sp, #16]
 558:	mov	x20, x0
 55c:	stp	x21, x22, [sp, #32]
 560:	mov	x22, x2
 564:	ldrh	w0, [x1, #38]
 568:	tbnz	w0, #2, 7ac <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x26c>
 56c:	tbnz	w0, #3, 8b8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x378>
 570:	ldrb	w0, [x1, #36]
 574:	cmp	w0, #0xc
 578:	b.hi	a58 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x518>  // b.pmore
 57c:	and	x0, x0, #0xff
 580:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 584:	add	x1, x1, #0x0
 588:	ldr	w0, [x1, x0, lsl #2]
 58c:	cmp	w0, #0x2
 590:	b.eq	8b8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x378>  // b.none
 594:	b.hi	740 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x200>  // b.pmore
 598:	stp	x25, x26, [sp, #64]
 59c:	cbnz	w0, 7b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x270>
 5a0:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 5a4:	stp	x27, x28, [sp, #80]
 5a8:	add	x27, sp, #0x90
 5ac:	ldr	x4, [x4]
 5b0:	add	x6, x27, #0x10
 5b4:	mov	x5, #0x10000000000         	// #1099511627776
 5b8:	mov	w7, #0x1                   	// #1
 5bc:	add	x4, x4, #0x10
 5c0:	add	x25, sp, #0x60
 5c4:	mov	x0, x25
 5c8:	mov	w3, #0x0                   	// #0
 5cc:	mov	x1, #0x0                   	// #0
 5d0:	mov	x2, #0x0                   	// #0
 5d4:	stp	x4, xzr, [sp, #96]
 5d8:	stp	xzr, xzr, [sp, #112]
 5dc:	str	w7, [sp, #128]
 5e0:	stp	x27, x6, [sp, #136]
 5e4:	str	x5, [sp, #152]
 5e8:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 5ec:	ldp	x3, x0, [sp, #112]
 5f0:	ldp	x1, x19, [x20, #24]
 5f4:	sub	x3, x3, x0
 5f8:	cmp	x19, x3
 5fc:	b.hi	99c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x45c>  // b.pmore
 600:	cbnz	x19, 9c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x488>
 604:	ldr	w0, [x20, #56]
 608:	cbz	w0, 6a8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x168>
 60c:	sub	w24, w0, #0x1
 610:	mov	x19, #0x0                   	// #0
 614:	mov	w26, #0x2c                  	// #44
 618:	b	660 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x120>
 61c:	cbz	x21, 638 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xf8>
 620:	mov	x1, x28
 624:	mov	x2, x21
 628:	bl	0 <memcpy>
 62c:	ldr	x0, [sp, #120]
 630:	add	x0, x0, x21
 634:	str	x0, [sp, #120]
 638:	cmp	x19, x24
 63c:	b.eq	6a8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x168>  // b.none
 640:	ldp	x1, x0, [sp, #112]
 644:	cmp	x1, x0
 648:	b.ls	980 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x440>  // b.plast
 64c:	add	x1, x0, #0x1
 650:	str	x1, [sp, #120]
 654:	strb	w26, [x0]
 658:	ldr	w0, [x20, #56]
 65c:	add	x19, x19, #0x1
 660:	cmp	x19, w0, uxtw
 664:	b.cs	a38 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4f8>  // b.hs, b.nlast
 668:	ldr	x0, [x20, #48]
 66c:	ldr	x28, [x0, x19, lsl #3]
 670:	cbz	x28, 638 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xf8>
 674:	mov	x0, x28
 678:	bl	0 <strlen>
 67c:	mov	x21, x0
 680:	ldp	x1, x0, [sp, #112]
 684:	sub	x1, x1, x0
 688:	cmp	x21, x1
 68c:	b.ls	61c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xdc>  // b.plast
 690:	mov	x2, x21
 694:	mov	x1, x28
 698:	mov	x0, x25
 69c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 6a0:	cmp	x19, x24
 6a4:	b.ne	640 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x100>  // b.any
 6a8:	ldr	x3, [x23]
 6ac:	mov	x0, x23
 6b0:	ldr	x1, [sp, #136]
 6b4:	ldr	x3, [x3, #16]
 6b8:	ldr	w2, [x1, #8]
 6bc:	ldr	x1, [x1]
 6c0:	blr	x3
 6c4:	mov	x19, x0
 6c8:	ldp	w1, w0, [x22, #8]
 6cc:	cmp	w1, w0
 6d0:	b.cs	9fc <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4bc>  // b.hs, b.nlast
 6d4:	ldr	x0, [x22]
 6d8:	str	x19, [x0, w1, uxtw #3]
 6dc:	ldp	w0, w2, [x22, #8]
 6e0:	mov	w1, w0
 6e4:	add	x1, x1, #0x1
 6e8:	cmp	x1, x2
 6ec:	b.hi	a80 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x540>  // b.pmore
 6f0:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 6f4:	add	w0, w0, #0x1
 6f8:	str	w0, [x22, #8]
 6fc:	mov	x0, x25
 700:	ldr	x1, [x1]
 704:	add	x27, x27, #0x10
 708:	add	x1, x1, #0x10
 70c:	str	x1, [sp, #96]
 710:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 714:	ldr	x0, [sp, #144]
 718:	cmp	x0, x27
 71c:	b.eq	990 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x450>  // b.none
 720:	bl	0 <free>
 724:	ldp	x25, x26, [sp, #64]
 728:	ldp	x27, x28, [sp, #80]
 72c:	ldp	x19, x20, [sp, #16]
 730:	ldp	x21, x22, [sp, #32]
 734:	ldp	x23, x24, [sp, #48]
 738:	ldp	x29, x30, [sp], #416
 73c:	ret
 740:	cmp	w0, #0x3
 744:	b.ne	72c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1ec>  // b.any
 748:	ldr	w1, [x20, #56]
 74c:	ldp	w0, w2, [x2, #8]
 750:	mov	x19, x1
 754:	lsl	x21, x1, #3
 758:	sub	x1, x2, x0
 75c:	cmp	x19, x1
 760:	ldr	x20, [x20, #48]
 764:	b.hi	89c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x35c>  // b.pmore
 768:	cbz	x21, 784 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x244>
 76c:	ldr	x3, [x22]
 770:	mov	x2, x21
 774:	mov	x1, x20
 778:	add	x0, x3, x0, lsl #3
 77c:	bl	0 <memcpy>
 780:	ldr	w0, [x22, #8]
 784:	ldr	w1, [x22, #12]
 788:	add	x19, x19, x0
 78c:	cmp	x19, x1
 790:	b.hi	a78 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x538>  // b.pmore
 794:	str	w19, [x22, #8]
 798:	ldp	x19, x20, [sp, #16]
 79c:	ldp	x21, x22, [sp, #32]
 7a0:	ldp	x23, x24, [sp, #48]
 7a4:	ldp	x29, x30, [sp], #416
 7a8:	ret
 7ac:	stp	x25, x26, [sp, #64]
 7b0:	ldr	w0, [x20, #56]
 7b4:	ldr	w21, [x20, #40]
 7b8:	ldp	x25, x24, [x20, #24]
 7bc:	cbz	w0, a34 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4f4>
 7c0:	ldr	x0, [x20, #48]
 7c4:	mov	x5, #0x0                   	// #0
 7c8:	ldr	x19, [x0]
 7cc:	cbz	x19, 7dc <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x29c>
 7d0:	mov	x0, x19
 7d4:	bl	0 <strlen>
 7d8:	mov	x5, x0
 7dc:	mov	x4, x19
 7e0:	mov	w1, w21
 7e4:	mov	x2, x25
 7e8:	mov	x3, x24
 7ec:	mov	x0, x23
 7f0:	bl	0 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>
 7f4:	mov	x19, x0
 7f8:	ldp	w1, w0, [x22, #8]
 7fc:	cmp	w1, w0
 800:	b.cs	9e0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4a0>  // b.hs, b.nlast
 804:	ldr	x0, [x22]
 808:	str	x19, [x0, w1, uxtw #3]
 80c:	ldp	w1, w2, [x22, #8]
 810:	mov	w0, w1
 814:	add	x0, x0, #0x1
 818:	cmp	x0, x2
 81c:	b.hi	a7c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x53c>  // b.pmore
 820:	add	w1, w1, #0x1
 824:	str	w1, [x22, #8]
 828:	ldr	x1, [x20, #48]
 82c:	sub	x2, x2, x0
 830:	ldr	w20, [x20, #56]
 834:	add	x23, x1, #0x8
 838:	lsl	x20, x20, #3
 83c:	sub	x21, x20, #0x8
 840:	add	x20, x1, x20
 844:	cmp	x2, x21, asr #3
 848:	asr	x19, x21, #3
 84c:	b.cc	9ac <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x46c>  // b.lo, b.ul, b.last
 850:	cmp	x23, x20
 854:	b.eq	870 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x330>  // b.none
 858:	ldr	x3, [x22]
 85c:	mov	x2, x21
 860:	mov	x1, x23
 864:	add	x0, x3, x0, lsl #3
 868:	bl	0 <memcpy>
 86c:	ldr	w0, [x22, #8]
 870:	ldr	w1, [x22, #12]
 874:	add	x0, x19, x0
 878:	cmp	x0, x1
 87c:	b.hi	a7c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x53c>  // b.pmore
 880:	ldp	x25, x26, [sp, #64]
 884:	str	w0, [x22, #8]
 888:	ldp	x19, x20, [sp, #16]
 88c:	ldp	x21, x22, [sp, #32]
 890:	ldp	x23, x24, [sp, #48]
 894:	ldp	x29, x30, [sp], #416
 898:	ret
 89c:	add	x2, x19, x0
 8a0:	add	x1, x22, #0x10
 8a4:	mov	x0, x22
 8a8:	mov	x3, #0x8                   	// #8
 8ac:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 8b0:	ldr	w0, [x22, #8]
 8b4:	b	768 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x228>
 8b8:	ldr	x2, [x23]
 8bc:	mov	x0, x23
 8c0:	ldr	x1, [x20, #24]
 8c4:	ldr	x3, [x2, #16]
 8c8:	ldr	x2, [x20, #32]
 8cc:	blr	x3
 8d0:	mov	x19, x0
 8d4:	ldp	w1, w0, [x22, #8]
 8d8:	cmp	w1, w0
 8dc:	b.cs	a18 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4d8>  // b.hs, b.nlast
 8e0:	ldr	x0, [x22]
 8e4:	str	x19, [x0, w1, uxtw #3]
 8e8:	ldp	w2, w1, [x22, #8]
 8ec:	mov	w0, w2
 8f0:	add	x0, x0, #0x1
 8f4:	cmp	x0, x1
 8f8:	b.hi	a78 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x538>  // b.pmore
 8fc:	add	w2, w2, #0x1
 900:	ldr	x21, [x20, #48]
 904:	str	w2, [x22, #8]
 908:	sub	x2, x1, x0
 90c:	ldr	w1, [x20, #56]
 910:	mov	x20, x1
 914:	cmp	x1, x2
 918:	lsl	x19, x1, #3
 91c:	b.hi	964 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x424>  // b.pmore
 920:	cbz	x19, 93c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x3fc>
 924:	ldr	x3, [x22]
 928:	mov	x2, x19
 92c:	mov	x1, x21
 930:	add	x0, x3, x0, lsl #3
 934:	bl	0 <memcpy>
 938:	ldr	w0, [x22, #8]
 93c:	ldr	w1, [x22, #12]
 940:	add	x0, x0, x20
 944:	cmp	x0, x1
 948:	b.hi	a78 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x538>  // b.pmore
 94c:	str	w0, [x22, #8]
 950:	ldp	x19, x20, [sp, #16]
 954:	ldp	x21, x22, [sp, #32]
 958:	ldp	x23, x24, [sp, #48]
 95c:	ldp	x29, x30, [sp], #416
 960:	ret
 964:	add	x2, x1, x0
 968:	mov	x3, #0x8                   	// #8
 96c:	mov	x0, x22
 970:	add	x1, x22, #0x10
 974:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 978:	ldr	w0, [x22, #8]
 97c:	b	920 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x3e0>
 980:	mov	x0, x25
 984:	mov	w1, #0x2c                  	// #44
 988:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 98c:	b	658 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x118>
 990:	ldp	x25, x26, [sp, #64]
 994:	ldp	x27, x28, [sp, #80]
 998:	b	72c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1ec>
 99c:	mov	x2, x19
 9a0:	mov	x0, x25
 9a4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 9a8:	b	604 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xc4>
 9ac:	add	x2, x19, x0
 9b0:	add	x1, x22, #0x10
 9b4:	mov	x0, x22
 9b8:	mov	x3, #0x8                   	// #8
 9bc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 9c0:	ldr	w0, [x22, #8]
 9c4:	b	850 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x310>
 9c8:	mov	x2, x19
 9cc:	bl	0 <memcpy>
 9d0:	ldr	x0, [sp, #120]
 9d4:	add	x0, x0, x19
 9d8:	str	x0, [sp, #120]
 9dc:	b	604 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xc4>
 9e0:	add	x1, x22, #0x10
 9e4:	mov	x0, x22
 9e8:	mov	x3, #0x8                   	// #8
 9ec:	mov	x2, #0x0                   	// #0
 9f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 9f4:	ldr	w1, [x22, #8]
 9f8:	b	804 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x2c4>
 9fc:	add	x1, x22, #0x10
 a00:	mov	x0, x22
 a04:	mov	x3, #0x8                   	// #8
 a08:	mov	x2, #0x0                   	// #0
 a0c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 a10:	ldr	w1, [x22, #8]
 a14:	b	6d4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x194>
 a18:	add	x1, x22, #0x10
 a1c:	mov	x0, x22
 a20:	mov	x3, #0x8                   	// #8
 a24:	mov	x2, #0x0                   	// #0
 a28:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 a2c:	ldr	w1, [x22, #8]
 a30:	b	8e0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x3a0>
 a34:	stp	x27, x28, [sp, #80]
 a38:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a3c:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a40:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a44:	add	x3, x3, #0x0
 a48:	add	x1, x1, #0x0
 a4c:	add	x0, x0, #0x0
 a50:	mov	w2, #0x99                  	// #153
 a54:	bl	0 <__assert_fail>
 a58:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a5c:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a60:	add	x1, x1, #0x0
 a64:	add	x0, x0, #0x0
 a68:	mov	w2, #0xa6                  	// #166
 a6c:	stp	x25, x26, [sp, #64]
 a70:	stp	x27, x28, [sp, #80]
 a74:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 a78:	stp	x25, x26, [sp, #64]
 a7c:	stp	x27, x28, [sp, #80]
 a80:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a84:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a88:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a8c:	add	x3, x3, #0x0
 a90:	add	x1, x1, #0x0
 a94:	add	x0, x0, #0x0
 a98:	mov	w2, #0x43                  	// #67
 a9c:	bl	0 <__assert_fail>

0000000000000aa0 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 aa0:	ldr	x4, [x0]
 aa4:	ldrh	w4, [x4, #38]
 aa8:	tbz	w4, #1, b44 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xa4>
 aac:	stp	x29, x30, [sp, #-48]!
 ab0:	mov	x3, x0
 ab4:	mov	x29, sp
 ab8:	stp	x19, x20, [sp, #16]
 abc:	mov	x19, x2
 ac0:	ldr	w2, [x0, #56]
 ac4:	stp	x21, x22, [sp, #32]
 ac8:	mov	x20, x2
 acc:	ldp	w0, w1, [x19, #8]
 ad0:	lsl	x21, x2, #3
 ad4:	ldr	x22, [x3, #48]
 ad8:	sub	x1, x1, x0
 adc:	cmp	x2, x1
 ae0:	b.hi	b24 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x84>  // b.pmore
 ae4:	cbz	x21, b00 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x60>
 ae8:	ldr	x3, [x19]
 aec:	mov	x2, x21
 af0:	mov	x1, x22
 af4:	add	x0, x3, x0, lsl #3
 af8:	bl	0 <memcpy>
 afc:	ldr	w0, [x19, #8]
 b00:	ldr	w1, [x19, #12]
 b04:	add	x20, x20, x0
 b08:	cmp	x20, x1
 b0c:	b.hi	b48 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xa8>  // b.pmore
 b10:	ldp	x21, x22, [sp, #32]
 b14:	str	w20, [x19, #8]
 b18:	ldp	x19, x20, [sp, #16]
 b1c:	ldp	x29, x30, [sp], #48
 b20:	ret
 b24:	add	x2, x2, x0
 b28:	add	x1, x19, #0x10
 b2c:	mov	x0, x19
 b30:	mov	x3, #0x8                   	// #8
 b34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 b38:	ldr	w0, [x19, #8]
 b3c:	cbnz	x21, ae8 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x48>
 b40:	b	b00 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x60>
 b44:	b	540 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 b48:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 b4c:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 b50:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 b54:	add	x3, x3, #0x0
 b58:	add	x1, x1, #0x0
 b5c:	add	x0, x0, #0x0
 b60:	mov	w2, #0x43                  	// #67
 b64:	bl	0 <__assert_fail>

0000000000000b68 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>:
 b68:	sub	sp, sp, #0x240
 b6c:	stp	x29, x30, [sp]
 b70:	mov	x29, sp
 b74:	stp	x19, x20, [sp, #16]
 b78:	mov	x19, x0
 b7c:	ldr	x0, [x0, #80]
 b80:	stp	x21, x22, [sp, #32]
 b84:	mov	x22, x8
 b88:	cbz	x0, ba8 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x40>
 b8c:	bl	b68 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
 b90:	mov	x0, x22
 b94:	ldp	x29, x30, [sp]
 b98:	ldp	x19, x20, [sp, #16]
 b9c:	ldp	x21, x22, [sp, #32]
 ba0:	add	sp, sp, #0x240
 ba4:	ret
 ba8:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 bac:	stp	x25, x26, [sp, #64]
 bb0:	add	x25, sp, #0x130
 bb4:	ldr	x4, [x4]
 bb8:	add	x6, x25, #0x10
 bbc:	mov	x5, #0x10000000000         	// #1099511627776
 bc0:	mov	w7, #0x1                   	// #1
 bc4:	add	x4, x4, #0x10
 bc8:	stp	x23, x24, [sp, #48]
 bcc:	add	x24, sp, #0x70
 bd0:	mov	x20, x1
 bd4:	mov	x0, x24
 bd8:	add	x26, sp, #0xa0
 bdc:	mov	w3, #0x0                   	// #0
 be0:	mov	x2, #0x0                   	// #0
 be4:	mov	x1, #0x0                   	// #0
 be8:	str	x27, [sp, #80]
 bec:	mov	w27, #0x20                  	// #32
 bf0:	stp	x4, xzr, [sp, #112]
 bf4:	stp	xzr, xzr, [sp, #128]
 bf8:	str	w7, [sp, #144]
 bfc:	str	x25, [sp, #152]
 c00:	stp	x6, x5, [sp, #304]
 c04:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 c08:	add	x4, x26, #0x10
 c0c:	mov	x3, #0x1000000000          	// #68719476736
 c10:	mov	x0, x19
 c14:	mov	x1, x20
 c18:	mov	x2, x26
 c1c:	stp	x4, x3, [sp, #160]
 c20:	bl	540 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 c24:	ldr	w23, [sp, #168]
 c28:	ldr	x19, [sp, #160]
 c2c:	add	x23, x19, x23, lsl #3
 c30:	cmp	x19, x23
 c34:	b.eq	cd0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x168>  // b.none
 c38:	ldr	x21, [x19]
 c3c:	mov	x0, x21
 c40:	cbz	x21, c80 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x118>
 c44:	bl	0 <strlen>
 c48:	mov	x20, x0
 c4c:	ldp	x3, x4, [sp, #128]
 c50:	mov	x2, x0
 c54:	mov	x1, x21
 c58:	mov	x0, x24
 c5c:	sub	x3, x3, x4
 c60:	cmp	x20, x3
 c64:	b.hi	cc0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x158>  // b.pmore
 c68:	mov	x0, x4
 c6c:	cbz	x20, c80 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x118>
 c70:	bl	0 <memcpy>
 c74:	ldr	x0, [sp, #136]
 c78:	add	x20, x0, x20
 c7c:	str	x20, [sp, #136]
 c80:	add	x19, x19, #0x8
 c84:	cmp	x19, x23
 c88:	b.eq	cd0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x168>  // b.none
 c8c:	ldr	x0, [sp, #160]
 c90:	cmp	x19, x0
 c94:	b.eq	c38 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xd0>  // b.none
 c98:	ldp	x1, x0, [sp, #128]
 c9c:	add	x2, x0, #0x1
 ca0:	cmp	x0, x1
 ca4:	b.cs	d70 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x208>  // b.hs, b.nlast
 ca8:	str	x2, [sp, #136]
 cac:	strb	w27, [x0]
 cb0:	ldr	x21, [x19]
 cb4:	mov	x0, x21
 cb8:	cbnz	x21, c44 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xdc>
 cbc:	b	c80 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x118>
 cc0:	add	x19, x19, #0x8
 cc4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 cc8:	cmp	x19, x23
 ccc:	b.ne	c8c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x124>  // b.any
 cd0:	ldr	x1, [sp, #152]
 cd4:	add	x0, x22, #0x10
 cd8:	ldr	x20, [x1]
 cdc:	cbz	x20, d80 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x218>
 ce0:	ldr	w19, [x1, #8]
 ce4:	str	x0, [x22]
 ce8:	str	x19, [sp, #104]
 cec:	cmp	x19, #0xf
 cf0:	b.hi	db8 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x250>  // b.pmore
 cf4:	cmp	x19, #0x1
 cf8:	b.ne	db0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x248>  // b.any
 cfc:	ldrb	w1, [x20]
 d00:	strb	w1, [x22, #16]
 d04:	str	x19, [x22, #8]
 d08:	strb	wzr, [x0, x19]
 d0c:	ldr	x0, [sp, #160]
 d10:	add	x26, x26, #0x10
 d14:	cmp	x0, x26
 d18:	b.eq	d20 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x1b8>  // b.none
 d1c:	bl	0 <free>
 d20:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 d24:	mov	x0, x24
 d28:	add	x25, x25, #0x10
 d2c:	ldr	x1, [x1]
 d30:	add	x1, x1, #0x10
 d34:	str	x1, [sp, #112]
 d38:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 d3c:	ldr	x0, [sp, #304]
 d40:	cmp	x0, x25
 d44:	b.eq	d8c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x224>  // b.none
 d48:	bl	0 <free>
 d4c:	mov	x0, x22
 d50:	ldp	x29, x30, [sp]
 d54:	ldp	x19, x20, [sp, #16]
 d58:	ldp	x21, x22, [sp, #32]
 d5c:	ldp	x23, x24, [sp, #48]
 d60:	ldp	x25, x26, [sp, #64]
 d64:	ldr	x27, [sp, #80]
 d68:	add	sp, sp, #0x240
 d6c:	ret
 d70:	mov	x0, x24
 d74:	mov	w1, #0x20                  	// #32
 d78:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 d7c:	b	c38 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xd0>
 d80:	stp	x0, xzr, [x22]
 d84:	strb	wzr, [x22, #16]
 d88:	b	d0c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x1a4>
 d8c:	mov	x0, x22
 d90:	ldp	x29, x30, [sp]
 d94:	ldp	x19, x20, [sp, #16]
 d98:	ldp	x21, x22, [sp, #32]
 d9c:	ldp	x23, x24, [sp, #48]
 da0:	ldp	x25, x26, [sp, #64]
 da4:	ldr	x27, [sp, #80]
 da8:	add	sp, sp, #0x240
 dac:	ret
 db0:	cbz	x19, d04 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x19c>
 db4:	b	dd4 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x26c>
 db8:	add	x1, sp, #0x68
 dbc:	mov	x0, x22
 dc0:	mov	x2, #0x0                   	// #0
 dc4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 dc8:	ldr	x1, [sp, #104]
 dcc:	str	x0, [x22]
 dd0:	str	x1, [x22, #16]
 dd4:	mov	x2, x19
 dd8:	mov	x1, x20
 ddc:	bl	0 <memcpy>
 de0:	ldr	x0, [x22]
 de4:	ldr	x19, [sp, #104]
 de8:	b	d04 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x19c>

ArgList.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>:
       0:	stp	x29, x30, [sp, #-16]!
       4:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
       8:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
       c:	mov	x29, sp
      10:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
      14:	add	x3, x3, #0x0
      18:	add	x1, x1, #0x0
      1c:	add	x0, x0, #0x0
      20:	mov	w2, #0x63                  	// #99
      24:	bl	0 <__assert_fail>

0000000000000028 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>:
      28:	stp	x29, x30, [sp, #-64]!
      2c:	mov	w4, #0x105                 	// #261
      30:	mov	x29, sp
      34:	ldr	x0, [x0, #184]
      38:	add	x3, sp, #0x10
      3c:	stp	x1, x2, [sp, #16]
      40:	add	x1, sp, #0x28
      44:	stp	x3, xzr, [sp, #40]
      48:	strh	w4, [sp, #56]
      4c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
      50:	ldp	x29, x30, [sp], #64
      54:	ret

0000000000000058 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>:
      58:	stp	x29, x30, [sp, #-112]!
      5c:	mov	x29, sp
      60:	stp	x19, x20, [sp, #16]
      64:	mov	x19, x0
      68:	ldr	w0, [x0, #16]
      6c:	stp	x21, x22, [sp, #32]
      70:	mov	x22, x1
      74:	ldr	w1, [x19, #20]
      78:	cmp	w0, w1
      7c:	b.cs	640 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x5e8>  // b.hs, b.nlast
      80:	ldr	x1, [x19, #8]
      84:	str	x22, [x1, w0, uxtw #3]
      88:	ldp	w0, w2, [x19, #16]
      8c:	mov	w1, w0
      90:	add	x1, x1, #0x1
      94:	cmp	x1, x2
      98:	b.hi	7f4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x79c>  // b.pmore
      9c:	ldr	x1, [x22]
      a0:	add	w0, w0, #0x1
      a4:	str	w0, [x19, #16]
      a8:	cbz	x1, 7c8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x770>
      ac:	ldr	x0, [x22, #8]
      b0:	cbz	x0, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
      b4:	ldrh	w1, [x1, #42]
      b8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
      bc:	mov	x20, x0
      c0:	cbz	x0, 554 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x4fc>
      c4:	mov	x21, x1
      c8:	cbz	x1, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
      cc:	ldrh	w1, [x0, #42]
      d0:	mov	x0, x21
      d4:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
      d8:	mov	x22, x0
      dc:	cbz	x0, 168 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x110>
      e0:	mov	x21, x1
      e4:	cbz	x1, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
      e8:	ldrh	w1, [x0, #42]
      ec:	mov	x0, x21
      f0:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
      f4:	mov	x20, x0
      f8:	cbz	x0, 594 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x53c>
      fc:	mov	x21, x1
     100:	cbz	x1, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
     104:	ldrh	w1, [x0, #42]
     108:	mov	x0, x21
     10c:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     110:	mov	x22, x0
     114:	cbz	x0, 160 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x108>
     118:	mov	x21, x1
     11c:	cbz	x1, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
     120:	ldrh	w1, [x0, #42]
     124:	mov	x0, x21
     128:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     12c:	mov	x20, x0
     130:	cbz	x0, 65c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x604>
     134:	mov	x21, x1
     138:	cbz	x1, 79c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x744>
     13c:	ldrh	w1, [x0, #42]
     140:	mov	x0, x21
     144:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     148:	stp	x0, x1, [sp, #96]
     14c:	cbz	x0, 160 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x108>
     150:	add	x0, sp, #0x60
     154:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     158:	mov	x20, x0
     15c:	mov	x21, x1
     160:	cbz	x20, 374 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x31c>
     164:	nop
     168:	stp	x23, x24, [sp, #48]
     16c:	stp	x25, x26, [sp, #64]
     170:	stp	x27, x28, [sp, #80]
     174:	mov	w23, #0xc                   	// #12
     178:	mov	w24, #0x25                  	// #37
     17c:	b	1e4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x18c>
     180:	cmn	w25, #0x3
     184:	b.hi	708 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x6b0>  // b.pmore
     188:	mul	w28, w25, w24
     18c:	sub	w2, w22, #0x1
     190:	and	w3, w28, w2
     194:	umull	x0, w3, w23
     198:	add	x1, x26, x0
     19c:	ldr	w27, [x26, x0]
     1a0:	cmp	w25, w27
     1a4:	b.ne	2ec <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x294>  // b.any
     1a8:	ldr	w2, [x19, #16]
     1ac:	ldr	w0, [x1, #4]
     1b0:	sub	w2, w2, #0x1
     1b4:	cmp	w2, w0
     1b8:	csel	w2, w2, w0, ls  // ls = plast
     1bc:	str	w2, [x1, #4]
     1c0:	ldr	w0, [x19, #16]
     1c4:	str	w0, [x1, #8]
     1c8:	cbz	x21, 728 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x6d0>
     1cc:	ldrh	w1, [x20, #40]
     1d0:	mov	x0, x21
     1d4:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     1d8:	mov	x20, x0
     1dc:	mov	x21, x1
     1e0:	cbz	x0, 368 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x310>
     1e4:	ldr	w22, [x19, #176]
     1e8:	ldr	w25, [x20, #32]
     1ec:	ldr	x26, [x19, #160]
     1f0:	cbnz	w22, 180 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x128>
     1f4:	ldr	x1, [x19, #152]
     1f8:	mov	w0, #0x0                   	// #0
     1fc:	add	x1, x1, #0x1
     200:	str	x1, [x19, #152]
     204:	sub	w0, w0, #0x1
     208:	mov	w1, #0x40                  	// #64
     20c:	orr	x0, x0, x0, lsr #1
     210:	orr	x0, x0, x0, lsr #2
     214:	orr	x0, x0, x0, lsr #4
     218:	orr	x0, x0, x0, lsr #8
     21c:	orr	x0, x0, x0, lsr #16
     220:	add	x0, x0, #0x1
     224:	cmp	w0, w1
     228:	csel	w0, w0, w1, cs  // cs = hs, nlast
     22c:	str	w0, [x19, #176]
     230:	umull	x0, w0, w23
     234:	bl	0 <_Znwm>
     238:	str	x0, [x19, #160]
     23c:	ldr	w3, [x19, #176]
     240:	sub	w2, w3, #0x1
     244:	and	w2, w2, w3
     248:	cbz	x26, 5a8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x550>
     24c:	umull	x1, w22, w23
     250:	str	xzr, [x19, #168]
     254:	add	x6, x26, x1
     258:	cbnz	w2, 77c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x724>
     25c:	umaddl	x3, w3, w23, x0
     260:	mov	x2, x0
     264:	mov	w4, #0xffffffff            	// #-1
     268:	cmp	x0, x3
     26c:	b.eq	27c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x224>  // b.none
     270:	str	w4, [x2], #12
     274:	cmp	x3, x2
     278:	b.ne	270 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x218>  // b.any
     27c:	cmp	x26, x6
     280:	mov	x2, x26
     284:	b.ne	298 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x240>  // b.any
     288:	b	4d4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x47c>
     28c:	add	x2, x2, #0xc
     290:	cmp	x6, x2
     294:	b.eq	4d4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x47c>  // b.none
     298:	ldr	w3, [x2]
     29c:	cmn	w3, #0x3
     2a0:	b.hi	28c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x234>  // b.pmore
     2a4:	ldr	w4, [x19, #176]
     2a8:	cbz	w4, 82c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x7d4>
     2ac:	mul	w5, w3, w24
     2b0:	sub	w4, w4, #0x1
     2b4:	and	w5, w5, w4
     2b8:	umull	x7, w5, w23
     2bc:	add	x8, x0, x7
     2c0:	ldr	w7, [x0, x7]
     2c4:	cmp	w7, w3
     2c8:	b.ne	560 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x508>  // b.any
     2cc:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     2d0:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     2d4:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     2d8:	add	x3, x3, #0x0
     2dc:	add	x1, x1, #0x0
     2e0:	add	x0, x0, #0x0
     2e4:	mov	w2, #0x17a                 	// #378
     2e8:	bl	0 <__assert_fail>
     2ec:	mov	w0, #0x1                   	// #1
     2f0:	mov	x5, #0x0                   	// #0
     2f4:	cmn	w27, #0x1
     2f8:	b.ne	610 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x5b8>  // b.any
     2fc:	ldr	x4, [x19, #152]
     300:	lsl	w0, w22, #1
     304:	ldr	w3, [x19, #168]
     308:	cmp	x5, #0x0
     30c:	add	x4, x4, #0x1
     310:	str	x4, [x19, #152]
     314:	add	w3, w3, #0x1
     318:	add	w4, w0, w22
     31c:	csel	x1, x1, x5, eq  // eq = none
     320:	cmp	w4, w3, lsl #2
     324:	b.ls	204 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x1ac>  // b.plast
     328:	ldr	w0, [x19, #172]
     32c:	sub	w0, w22, w0
     330:	sub	w0, w0, w3
     334:	cmp	w0, w22, lsr #3
     338:	b.ls	384 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x32c>  // b.plast
     33c:	str	w3, [x19, #168]
     340:	ldr	w0, [x1]
     344:	cmn	w0, #0x1
     348:	b.eq	358 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x300>  // b.none
     34c:	ldr	w0, [x19, #172]
     350:	sub	w0, w0, #0x1
     354:	str	w0, [x19, #172]
     358:	mov	x0, #0xffffffff            	// #4294967295
     35c:	str	w25, [x1]
     360:	stur	x0, [x1, #4]
     364:	b	1a8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x150>
     368:	ldp	x23, x24, [sp, #48]
     36c:	ldp	x25, x26, [sp, #64]
     370:	ldp	x27, x28, [sp, #80]
     374:	ldp	x19, x20, [sp, #16]
     378:	ldp	x21, x22, [sp, #32]
     37c:	ldp	x29, x30, [sp], #112
     380:	ret
     384:	mov	w1, w2
     388:	lsr	w0, w2, #1
     38c:	orr	x0, x0, x1
     390:	mov	w1, #0x40                  	// #64
     394:	orr	x0, x0, x0, lsr #2
     398:	orr	x0, x0, x0, lsr #4
     39c:	orr	x0, x0, x0, lsr #8
     3a0:	orr	x0, x0, x0, lsr #16
     3a4:	add	x0, x0, #0x1
     3a8:	cmp	w0, w1
     3ac:	csel	w0, w0, w1, cs  // cs = hs, nlast
     3b0:	str	w0, [x19, #176]
     3b4:	umull	x0, w0, w23
     3b8:	bl	0 <_Znwm>
     3bc:	str	x0, [x19, #160]
     3c0:	ldr	w3, [x19, #176]
     3c4:	sub	w2, w3, #0x1
     3c8:	and	w2, w2, w3
     3cc:	cbz	x26, 5dc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x584>
     3d0:	umull	x1, w22, w23
     3d4:	str	xzr, [x19, #168]
     3d8:	add	x6, x26, x1
     3dc:	cbnz	w2, 77c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x724>
     3e0:	umaddl	x3, w3, w23, x0
     3e4:	mov	x2, x0
     3e8:	cmp	x0, x3
     3ec:	b.eq	3fc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x3a4>  // b.none
     3f0:	str	w27, [x2], #12
     3f4:	cmp	x3, x2
     3f8:	b.ne	3f0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x398>  // b.any
     3fc:	mov	x2, x26
     400:	b	410 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x3b8>
     404:	add	x2, x2, #0xc
     408:	cmp	x6, x2
     40c:	b.eq	480 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x428>  // b.none
     410:	ldr	w3, [x2]
     414:	cmn	w3, #0x3
     418:	b.hi	404 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x3ac>  // b.pmore
     41c:	ldr	w5, [x19, #176]
     420:	cbz	w5, 82c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x7d4>
     424:	mul	w4, w3, w24
     428:	sub	w5, w5, #0x1
     42c:	and	w4, w4, w5
     430:	umull	x7, w4, w23
     434:	add	x8, x0, x7
     438:	ldr	w7, [x0, x7]
     43c:	cmp	w3, w7
     440:	b.eq	2cc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x274>  // b.none
     444:	mov	w10, #0x1                   	// #1
     448:	mov	x9, #0x0                   	// #0
     44c:	cmn	w7, #0x1
     450:	b.ne	668 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x610>  // b.any
     454:	cmp	x9, #0x0
     458:	add	x2, x2, #0xc
     45c:	csel	x9, x9, x8, ne  // ne = any
     460:	str	w3, [x9]
     464:	ldur	x3, [x2, #-8]
     468:	stur	x3, [x9, #4]
     46c:	cmp	x6, x2
     470:	ldr	w3, [x19, #168]
     474:	add	w3, w3, #0x1
     478:	str	w3, [x19, #168]
     47c:	b.ne	410 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x3b8>  // b.any
     480:	mov	x0, x26
     484:	bl	0 <_ZdlPvm>
     488:	ldr	w3, [x19, #176]
     48c:	ldr	x0, [x19, #160]
     490:	cbz	w3, 534 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x4dc>
     494:	sub	w2, w3, #0x1
     498:	ldr	w3, [x19, #168]
     49c:	and	w28, w28, w2
     4a0:	mov	w6, #0x1                   	// #1
     4a4:	add	w3, w3, #0x1
     4a8:	mov	x5, #0x0                   	// #0
     4ac:	umull	x4, w28, w23
     4b0:	add	x1, x0, x4
     4b4:	ldr	w4, [x0, x4]
     4b8:	cmp	w25, w4
     4bc:	b.eq	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>  // b.none
     4c0:	cmn	w4, #0x1
     4c4:	b.ne	748 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x6f0>  // b.any
     4c8:	cmp	x5, #0x0
     4cc:	csel	x1, x1, x5, eq  // eq = none
     4d0:	b	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>
     4d4:	mov	x0, x26
     4d8:	bl	0 <_ZdlPvm>
     4dc:	ldr	w3, [x19, #176]
     4e0:	ldr	x0, [x19, #160]
     4e4:	cbz	w3, 534 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x4dc>
     4e8:	cmn	w25, #0x3
     4ec:	b.hi	708 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x6b0>  // b.pmore
     4f0:	mul	w4, w25, w24
     4f4:	sub	w2, w3, #0x1
     4f8:	ldr	w3, [x19, #168]
     4fc:	and	w4, w4, w2
     500:	add	w3, w3, #0x1
     504:	umull	x5, w4, w23
     508:	add	x1, x0, x5
     50c:	ldr	w5, [x0, x5]
     510:	cmp	w25, w5
     514:	b.eq	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>  // b.none
     518:	mov	w7, #0x1                   	// #1
     51c:	mov	x6, #0x0                   	// #0
     520:	cmn	w5, #0x1
     524:	b.ne	6a0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x648>  // b.any
     528:	cmp	x6, #0x0
     52c:	csel	x1, x1, x6, eq  // eq = none
     530:	b	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>
     534:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     538:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     53c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     540:	add	x3, x3, #0x0
     544:	add	x1, x1, #0x0
     548:	add	x0, x0, #0x0
     54c:	mov	w2, #0x22f                 	// #559
     550:	bl	0 <__assert_fail>
     554:	ldp	x20, x21, [x22]
     558:	cbnz	x20, 168 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x110>
     55c:	b	374 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x31c>
     560:	mov	w10, #0x1                   	// #1
     564:	mov	x9, #0x0                   	// #0
     568:	cmn	w7, #0x1
     56c:	b.ne	6d0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x678>  // b.any
     570:	cmp	x9, #0x0
     574:	csel	x9, x9, x8, ne  // ne = any
     578:	str	w3, [x9]
     57c:	ldur	x3, [x2, #4]
     580:	stur	x3, [x9, #4]
     584:	ldr	w3, [x19, #168]
     588:	add	w3, w3, #0x1
     58c:	str	w3, [x19, #168]
     590:	b	28c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x234>
     594:	mov	x20, x22
     598:	stp	x23, x24, [sp, #48]
     59c:	stp	x25, x26, [sp, #64]
     5a0:	stp	x27, x28, [sp, #80]
     5a4:	b	174 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x11c>
     5a8:	str	xzr, [x19, #168]
     5ac:	cbnz	w2, 77c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x724>
     5b0:	umaddl	x2, w3, w23, x0
     5b4:	cmp	x0, x2
     5b8:	b.eq	4e4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x48c>  // b.none
     5bc:	mov	x1, x0
     5c0:	mov	w3, #0xffffffff            	// #-1
     5c4:	nop
     5c8:	str	w3, [x1], #12
     5cc:	cmp	x2, x1
     5d0:	b.ne	5c8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x570>  // b.any
     5d4:	ldr	w3, [x19, #176]
     5d8:	b	4e4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x48c>
     5dc:	str	xzr, [x19, #168]
     5e0:	cbnz	w2, 77c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x724>
     5e4:	umaddl	x2, w3, w23, x0
     5e8:	cmp	x0, x2
     5ec:	b.eq	490 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x438>  // b.none
     5f0:	mov	x1, x0
     5f4:	nop
     5f8:	str	w27, [x1], #12
     5fc:	cmp	x2, x1
     600:	b.ne	5f8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x5a0>  // b.any
     604:	ldr	w3, [x19, #176]
     608:	cbnz	w3, 494 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x43c>
     60c:	b	534 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x4dc>
     610:	add	w3, w3, w0
     614:	cmp	x5, #0x0
     618:	and	w3, w2, w3
     61c:	ccmn	w27, #0x2, #0x0, eq  // eq = none
     620:	csel	x5, x5, x1, ne  // ne = any
     624:	add	w0, w0, #0x1
     628:	umull	x4, w3, w23
     62c:	add	x1, x26, x4
     630:	ldr	w27, [x26, x4]
     634:	cmp	w25, w27
     638:	b.eq	1a8 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x150>  // b.none
     63c:	b	2f4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x29c>
     640:	mov	x3, #0x8                   	// #8
     644:	add	x1, x19, #0x18
     648:	add	x0, x19, x3
     64c:	mov	x2, #0x0                   	// #0
     650:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     654:	ldr	w0, [x19, #16]
     658:	b	80 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x28>
     65c:	mov	x20, x22
     660:	cbnz	x20, 168 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x110>
     664:	b	374 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x31c>
     668:	add	w4, w10, w4
     66c:	cmp	x9, #0x0
     670:	and	w4, w5, w4
     674:	ccmn	w7, #0x2, #0x0, eq  // eq = none
     678:	csel	x8, x8, x9, eq  // eq = none
     67c:	add	w10, w10, #0x1
     680:	umull	x7, w4, w23
     684:	add	x11, x0, x7
     688:	ldr	w7, [x0, x7]
     68c:	cmp	w3, w7
     690:	b.eq	2cc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x274>  // b.none
     694:	mov	x9, x8
     698:	mov	x8, x11
     69c:	b	44c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x3f4>
     6a0:	add	w4, w7, w4
     6a4:	cmp	x6, #0x0
     6a8:	and	w4, w2, w4
     6ac:	ccmn	w5, #0x2, #0x0, eq  // eq = none
     6b0:	csel	x6, x6, x1, ne  // ne = any
     6b4:	add	w7, w7, #0x1
     6b8:	umull	x5, w4, w23
     6bc:	add	x1, x0, x5
     6c0:	ldr	w5, [x0, x5]
     6c4:	cmp	w25, w5
     6c8:	b.eq	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>  // b.none
     6cc:	b	520 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x4c8>
     6d0:	add	w5, w5, w10
     6d4:	cmp	x9, #0x0
     6d8:	and	w5, w4, w5
     6dc:	ccmn	w7, #0x2, #0x0, eq  // eq = none
     6e0:	csel	x8, x8, x9, eq  // eq = none
     6e4:	add	w10, w10, #0x1
     6e8:	umull	x7, w5, w23
     6ec:	add	x11, x0, x7
     6f0:	ldr	w7, [x0, x7]
     6f4:	cmp	w3, w7
     6f8:	b.eq	2cc <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x274>  // b.none
     6fc:	mov	x9, x8
     700:	mov	x8, x11
     704:	b	568 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x510>
     708:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     70c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     710:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     714:	add	x3, x3, #0x0
     718:	add	x1, x1, #0x0
     71c:	add	x0, x0, #0x0
     720:	mov	w2, #0x250                 	// #592
     724:	bl	0 <__assert_fail>
     728:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     72c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     730:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     734:	add	x3, x3, #0x0
     738:	add	x1, x1, #0x0
     73c:	add	x0, x0, #0x0
     740:	mov	w2, #0x69                  	// #105
     744:	bl	0 <__assert_fail>
     748:	add	w28, w6, w28
     74c:	cmp	x5, #0x0
     750:	and	w28, w2, w28
     754:	ccmn	w4, #0x2, #0x0, eq  // eq = none
     758:	csel	x1, x1, x5, eq  // eq = none
     75c:	add	w6, w6, #0x1
     760:	umull	x4, w28, w23
     764:	add	x7, x0, x4
     768:	ldr	w4, [x0, x4]
     76c:	cmp	w25, w4
     770:	b.ne	820 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x7c8>  // b.any
     774:	mov	x1, x7
     778:	b	33c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x2e4>
     77c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     780:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     784:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     788:	add	x3, x3, #0x0
     78c:	add	x1, x1, #0x0
     790:	add	x0, x0, #0x0
     794:	mov	w2, #0x15b                 	// #347
     798:	bl	0 <__assert_fail>
     79c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7a0:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7a4:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7a8:	add	x3, x3, #0x0
     7ac:	add	x1, x1, #0x0
     7b0:	add	x0, x0, #0x0
     7b4:	mov	w2, #0x6f                  	// #111
     7b8:	stp	x23, x24, [sp, #48]
     7bc:	stp	x25, x26, [sp, #64]
     7c0:	stp	x27, x28, [sp, #80]
     7c4:	bl	0 <__assert_fail>
     7c8:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7cc:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7d0:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7d4:	add	x3, x3, #0x0
     7d8:	add	x1, x1, #0x0
     7dc:	add	x0, x0, #0x0
     7e0:	mov	w2, #0x6e                  	// #110
     7e4:	stp	x23, x24, [sp, #48]
     7e8:	stp	x25, x26, [sp, #64]
     7ec:	stp	x27, x28, [sp, #80]
     7f0:	bl	0 <__assert_fail>
     7f4:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7f8:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     7fc:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     800:	add	x3, x3, #0x0
     804:	add	x1, x1, #0x0
     808:	add	x0, x0, #0x0
     80c:	mov	w2, #0x43                  	// #67
     810:	stp	x23, x24, [sp, #48]
     814:	stp	x25, x26, [sp, #64]
     818:	stp	x27, x28, [sp, #80]
     81c:	bl	0 <__assert_fail>
     820:	mov	x5, x1
     824:	mov	x1, x7
     828:	b	4c0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x468>
     82c:	mov	x0, #0x0                   	// #0
     830:	str	wzr, [x0]
     834:	brk	#0x3e8

0000000000000838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>:
     838:	add	x2, x1, x2, lsl #2
     83c:	cmp	x1, x2
     840:	b.eq	904 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xcc>  // b.none
     844:	ldr	w9, [x0, #176]
     848:	mov	w10, #0xc                   	// #12
     84c:	ldr	x8, [x0, #160]
     850:	mov	w12, w10
     854:	sub	w11, w9, #0x1
     858:	mov	w7, #0xffffffff            	// #-1
     85c:	mov	w13, #0x25                  	// #37
     860:	mov	w0, #0x0                   	// #0
     864:	umaddl	x10, w9, w10, x8
     868:	cbz	w9, 8b0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x78>
     86c:	ldr	w4, [x1]
     870:	cmn	w4, #0x3
     874:	b.hi	918 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xe0>  // b.pmore
     878:	mul	w3, w4, w13
     87c:	and	w3, w3, w11
     880:	umull	x6, w3, w12
     884:	add	x5, x8, x6
     888:	ldr	w6, [x8, x6]
     88c:	cmp	w4, w6
     890:	b.ne	8d0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x98>  // b.any
     894:	cmp	x10, x5
     898:	b.eq	8b0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x78>  // b.none
     89c:	ldp	w4, w3, [x5, #4]
     8a0:	cmp	w7, w4
     8a4:	csel	w7, w7, w4, ls  // ls = plast
     8a8:	cmp	w0, w3
     8ac:	csel	w0, w0, w3, cs  // cs = hs, nlast
     8b0:	add	x1, x1, #0x4
     8b4:	cmp	x2, x1
     8b8:	b.ne	868 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x30>  // b.any
     8bc:	cmn	w7, #0x1
     8c0:	b.eq	908 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xd0>  // b.none
     8c4:	mov	w7, w7
     8c8:	orr	x0, x7, x0, lsl #32
     8cc:	ret
     8d0:	mov	w5, #0x1                   	// #1
     8d4:	cmn	w6, #0x1
     8d8:	b.eq	8b0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x78>  // b.none
     8dc:	add	w3, w5, w3
     8e0:	add	w14, w5, #0x1
     8e4:	and	w3, w11, w3
     8e8:	umull	x6, w3, w12
     8ec:	add	x5, x8, x6
     8f0:	ldr	w6, [x8, x6]
     8f4:	cmp	w4, w6
     8f8:	b.eq	894 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x5c>  // b.none
     8fc:	mov	w5, w14
     900:	b	8d4 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x9c>
     904:	mov	w0, #0x0                   	// #0
     908:	mov	w7, #0x0                   	// #0
     90c:	mov	w7, w7
     910:	orr	x0, x7, x0, lsl #32
     914:	ret
     918:	stp	x29, x30, [sp, #-16]!
     91c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     920:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     924:	mov	x29, sp
     928:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     92c:	add	x3, x3, #0x0
     930:	add	x1, x1, #0x0
     934:	add	x0, x0, #0x0
     938:	mov	w2, #0x250                 	// #592
     93c:	bl	0 <__assert_fail>

0000000000000940 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE>:
     940:	stp	x29, x30, [sp, #-80]!
     944:	mov	x2, #0x1                   	// #1
     948:	mov	x29, sp
     94c:	str	x23, [sp, #48]
     950:	mov	x23, x0
     954:	stp	x19, x20, [sp, #16]
     958:	stp	x21, x22, [sp, #32]
     95c:	mov	w21, w1
     960:	add	x1, sp, #0x48
     964:	str	w21, [sp, #72]
     968:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
     96c:	ldr	x1, [x23, #8]
     970:	lsr	x22, x0, #32
     974:	add	x19, x1, w0, uxtw #3
     978:	add	x22, x1, x22, lsl #3
     97c:	cmp	x19, x22
     980:	b.eq	9f4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xb4>  // b.none
     984:	nop
     988:	ldr	x0, [x19]
     98c:	cbz	x0, 9a4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x64>
     990:	cbz	w21, 9a4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x64>
     994:	mov	w1, w21
     998:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     99c:	tst	w0, #0xff
     9a0:	b.ne	9b0 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x70>  // b.any
     9a4:	add	x19, x19, #0x8
     9a8:	cmp	x22, x19
     9ac:	b.ne	988 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x48>  // b.any
     9b0:	cmp	x19, x22
     9b4:	b.eq	9f4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xb4>  // b.none
     9b8:	str	xzr, [x19], #8
     9bc:	cmp	x19, x22
     9c0:	b.eq	9f4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xb4>  // b.none
     9c4:	mov	x20, x19
     9c8:	ldr	x0, [x20]
     9cc:	mov	x19, x20
     9d0:	cbz	x0, 9e8 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xa8>
     9d4:	cbz	w21, 9e8 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xa8>
     9d8:	mov	w1, w21
     9dc:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     9e0:	tst	w0, #0xff
     9e4:	b.ne	9b0 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x70>  // b.any
     9e8:	add	x20, x20, #0x8
     9ec:	cmp	x22, x20
     9f0:	b.ne	9c8 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x88>  // b.any
     9f4:	ldr	w0, [x23, #176]
     9f8:	cbz	w0, a48 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x108>
     9fc:	cmn	w21, #0x3
     a00:	b.hi	a90 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x150>  // b.pmore
     a04:	mov	w1, #0x25                  	// #37
     a08:	sub	w0, w0, #0x1
     a0c:	mov	w4, #0xc                   	// #12
     a10:	mul	w1, w21, w1
     a14:	ldr	x2, [x23, #160]
     a18:	and	w1, w1, w0
     a1c:	umull	x3, w1, w4
     a20:	add	x5, x2, x3
     a24:	ldr	w3, [x2, x3]
     a28:	cmp	w3, w21
     a2c:	b.ne	a5c <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x11c>  // b.any
     a30:	mov	w0, #0xfffffffe            	// #-2
     a34:	str	w0, [x5]
     a38:	ldp	w1, w0, [x23, #168]
     a3c:	sub	w1, w1, #0x1
     a40:	add	w0, w0, #0x1
     a44:	stp	w1, w0, [x23, #168]
     a48:	ldp	x19, x20, [sp, #16]
     a4c:	ldp	x21, x22, [sp, #32]
     a50:	ldr	x23, [sp, #48]
     a54:	ldp	x29, x30, [sp], #80
     a58:	ret
     a5c:	mov	w5, #0x1                   	// #1
     a60:	cmn	w3, #0x1
     a64:	b.eq	a48 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x108>  // b.none
     a68:	add	w1, w1, w5
     a6c:	add	w6, w5, #0x1
     a70:	and	w1, w0, w1
     a74:	umull	x3, w1, w4
     a78:	add	x5, x2, x3
     a7c:	ldr	w3, [x2, x3]
     a80:	cmp	w3, w21
     a84:	b.eq	a30 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xf0>  // b.none
     a88:	mov	w5, w6
     a8c:	b	a60 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x120>
     a90:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     a94:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     a98:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     a9c:	add	x3, x3, #0x0
     aa0:	add	x1, x1, #0x0
     aa4:	add	x0, x0, #0x0
     aa8:	mov	w2, #0x250                 	// #592
     aac:	bl	0 <__assert_fail>

0000000000000ab0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>:
     ab0:	stp	x29, x30, [sp, #-192]!
     ab4:	mov	x29, sp
     ab8:	stp	x19, x20, [sp, #16]
     abc:	mov	x19, x0
     ac0:	stp	x21, x22, [sp, #32]
     ac4:	mov	w21, w1
     ac8:	mov	w22, w2
     acc:	add	x1, sp, #0x90
     ad0:	mov	x2, #0x2                   	// #2
     ad4:	stp	x23, x24, [sp, #48]
     ad8:	and	w23, w3, #0xff
     adc:	stp	w21, w22, [sp, #144]
     ae0:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
     ae4:	ldr	x1, [x19, #8]
     ae8:	lsr	x20, x0, #32
     aec:	stp	w21, w22, [sp, #136]
     af0:	add	x19, x1, w0, uxtw #3
     af4:	add	x20, x1, x20, lsl #3
     af8:	stp	x19, x20, [sp, #120]
     afc:	cmp	x19, x20
     b00:	b.eq	b54 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xa4>  // b.none
     b04:	nop
     b08:	ldr	x24, [x19]
     b0c:	mov	w1, w21
     b10:	add	x19, x19, #0x8
     b14:	mov	x0, x24
     b18:	cbz	x24, b48 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x98>
     b1c:	cbz	w21, b48 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x98>
     b20:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     b24:	mov	w2, w0
     b28:	mov	w1, w22
     b2c:	mov	x0, x24
     b30:	tst	w2, #0xff
     b34:	b.ne	b54 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xa4>  // b.any
     b38:	cbz	w22, b48 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x98>
     b3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     b40:	tst	w0, #0xff
     b44:	b.ne	b54 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xa4>  // b.any
     b48:	str	x19, [sp, #120]
     b4c:	cmp	x20, x19
     b50:	b.ne	b08 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x58>  // b.any
     b54:	ldp	x2, x3, [sp, #120]
     b58:	stp	x2, x3, [sp, #72]
     b5c:	ldr	x19, [sp, #120]
     b60:	stp	x2, x3, [sp, #96]
     b64:	ldr	x0, [sp, #136]
     b68:	str	x0, [sp, #88]
     b6c:	str	x0, [sp, #112]
     b70:	cmp	x20, x19
     b74:	stp	x2, x3, [sp, #144]
     b78:	str	x0, [sp, #160]
     b7c:	b.eq	c18 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x168>  // b.none
     b80:	ldr	x22, [sp, #128]
     b84:	nop
     b88:	ldr	x24, [x19], #8
     b8c:	str	x19, [sp, #120]
     b90:	ldr	x0, [x24, #16]
     b94:	cmp	x0, #0x0
     b98:	csel	x0, x0, x24, ne  // ne = any
     b9c:	cmp	x19, x22
     ba0:	ldrb	w1, [x0, #44]
     ba4:	orr	w1, w1, #0x1
     ba8:	strb	w1, [x0, #44]
     bac:	b.eq	bfc <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x14c>  // b.none
     bb0:	ldr	x23, [x19]
     bb4:	add	x19, x19, #0x8
     bb8:	mov	x0, x23
     bbc:	cbz	x23, bf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x140>
     bc0:	ldr	w1, [sp, #136]
     bc4:	cbz	w1, bf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x140>
     bc8:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     bcc:	mov	w1, w0
     bd0:	tst	w1, #0xff
     bd4:	mov	x0, x23
     bd8:	b.ne	c30 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x180>  // b.any
     bdc:	ldr	w1, [sp, #140]
     be0:	cbz	w1, bf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x140>
     be4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     be8:	tst	w0, #0xff
     bec:	b.ne	c30 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x180>  // b.any
     bf0:	str	x19, [sp, #120]
     bf4:	cmp	x19, x22
     bf8:	b.ne	bb0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x100>  // b.any
     bfc:	mov	x19, x22
     c00:	cmp	x19, x20
     c04:	b.ne	b88 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0xd8>  // b.any
     c08:	mov	w1, w21
     c0c:	mov	x0, x24
     c10:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     c14:	and	w23, w0, #0xff
     c18:	mov	w0, w23
     c1c:	ldp	x19, x20, [sp, #16]
     c20:	ldp	x21, x22, [sp, #32]
     c24:	ldp	x23, x24, [sp, #48]
     c28:	ldp	x29, x30, [sp], #192
     c2c:	ret
     c30:	ldr	x19, [sp, #120]
     c34:	b	c00 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x150>

0000000000000c38 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b>:
     c38:	stp	x29, x30, [sp, #-256]!
     c3c:	mov	x29, sp
     c40:	stp	x19, x20, [sp, #16]
     c44:	mov	x20, x0
     c48:	mov	w19, w3
     c4c:	stp	x21, x22, [sp, #32]
     c50:	mov	w21, w1
     c54:	and	w22, w4, #0xff
     c58:	add	x1, sp, #0xc0
     c5c:	stp	x23, x24, [sp, #48]
     c60:	mov	w23, w2
     c64:	mov	x2, #0x3                   	// #3
     c68:	stp	x25, x26, [sp, #64]
     c6c:	add	x25, sp, #0xa0
     c70:	stp	w21, w23, [sp, #192]
     c74:	str	w3, [sp, #200]
     c78:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
     c7c:	ldr	x1, [x20, #8]
     c80:	lsr	x20, x0, #32
     c84:	stp	w21, w23, [sp, #176]
     c88:	str	w19, [sp, #184]
     c8c:	add	x20, x1, x20, lsl #3
     c90:	add	x19, x1, w0, uxtw #3
     c94:	str	x19, [sp, #160]
     c98:	cmp	x19, x20
     c9c:	str	x20, [sp, #168]
     ca0:	b.eq	d00 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xc8>  // b.none
     ca4:	nop
     ca8:	ldr	x26, [x19]
     cac:	cbz	x26, cf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xb8>
     cb0:	mov	x24, #0x0                   	// #0
     cb4:	mov	w1, w21
     cb8:	mov	x0, x26
     cbc:	add	x24, x24, #0x4
     cc0:	cbz	w1, cf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xb8>
     cc4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     cc8:	tst	w0, #0xff
     ccc:	add	x1, x25, x24
     cd0:	b.ne	d00 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xc8>  // b.any
     cd4:	cmp	x24, #0xc
     cd8:	b.eq	cf0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xb8>  // b.none
     cdc:	ldr	w1, [x1, #16]
     ce0:	mov	x0, x26
     ce4:	add	x24, x24, #0x4
     ce8:	cbnz	w1, cc4 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x8c>
     cec:	nop
     cf0:	add	x19, x19, #0x8
     cf4:	str	x19, [sp, #160]
     cf8:	cmp	x20, x19
     cfc:	b.ne	ca8 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x70>  // b.any
     d00:	ldp	x2, x3, [sp, #160]
     d04:	stp	x2, x3, [sp, #96]
     d08:	ldr	x19, [sp, #160]
     d0c:	stp	x2, x3, [sp, #128]
     d10:	ldp	x0, x1, [sp, #176]
     d14:	stp	x0, x1, [sp, #112]
     d18:	cmp	x20, x19
     d1c:	stp	x0, x1, [sp, #144]
     d20:	stp	x2, x3, [sp, #192]
     d24:	stp	x0, x1, [sp, #208]
     d28:	b.eq	dd0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x198>  // b.none
     d2c:	ldr	x24, [sp, #168]
     d30:	add	x26, sp, #0xa0
     d34:	nop
     d38:	ldr	x25, [x19], #8
     d3c:	str	x19, [sp, #160]
     d40:	ldr	x0, [x25, #16]
     d44:	cmp	x0, #0x0
     d48:	csel	x0, x0, x25, ne  // ne = any
     d4c:	cmp	x19, x24
     d50:	ldrb	w1, [x0, #44]
     d54:	orr	w1, w1, #0x1
     d58:	strb	w1, [x0, #44]
     d5c:	b.eq	df8 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x1c0>  // b.none
     d60:	str	x27, [sp, #80]
     d64:	nop
     d68:	ldr	x27, [x19]
     d6c:	mov	x22, #0x0                   	// #0
     d70:	cbz	x27, d9c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x164>
     d74:	add	x1, x26, x22
     d78:	mov	x0, x27
     d7c:	add	x22, x22, #0x4
     d80:	ldr	w1, [x1, #16]
     d84:	cbz	w1, d9c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x164>
     d88:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     d8c:	tst	w0, #0xff
     d90:	b.ne	dec <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x1b4>  // b.any
     d94:	cmp	x22, #0xc
     d98:	b.ne	d74 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x13c>  // b.any
     d9c:	add	x19, x19, #0x8
     da0:	str	x19, [sp, #160]
     da4:	cmp	x19, x24
     da8:	b.ne	d68 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x130>  // b.any
     dac:	ldr	x27, [sp, #80]
     db0:	mov	x19, x24
     db4:	cmp	x19, x20
     db8:	b.ne	d38 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x100>  // b.any
     dbc:	mov	w1, w21
     dc0:	mov	x0, x25
     dc4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     dc8:	ands	w22, w0, #0xff
     dcc:	b.eq	e00 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x1c8>  // b.none
     dd0:	mov	w0, w22
     dd4:	ldp	x19, x20, [sp, #16]
     dd8:	ldp	x21, x22, [sp, #32]
     ddc:	ldp	x23, x24, [sp, #48]
     de0:	ldp	x25, x26, [sp, #64]
     de4:	ldp	x29, x30, [sp], #256
     de8:	ret
     dec:	ldr	x27, [sp, #80]
     df0:	ldr	x19, [sp, #160]
     df4:	b	db4 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x17c>
     df8:	mov	x19, x24
     dfc:	b	db4 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x17c>
     e00:	mov	w1, w23
     e04:	mov	x0, x25
     e08:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     e0c:	and	w22, w0, #0xff
     e10:	mov	w0, w22
     e14:	ldp	x19, x20, [sp, #16]
     e18:	ldp	x21, x22, [sp, #32]
     e1c:	ldp	x23, x24, [sp, #48]
     e20:	ldp	x25, x26, [sp, #64]
     e24:	ldp	x29, x30, [sp], #256
     e28:	ret
     e2c:	nop

0000000000000e30 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>:
     e30:	stp	x29, x30, [sp, #-80]!
     e34:	mov	x29, sp
     e38:	stp	x21, x22, [sp, #32]
     e3c:	mov	x21, x0
     e40:	mov	w22, w1
     e44:	add	x1, sp, #0x48
     e48:	stp	x19, x20, [sp, #16]
     e4c:	mov	x20, x3
     e50:	str	x23, [sp, #48]
     e54:	mov	x23, x2
     e58:	mov	x2, #0x1                   	// #1
     e5c:	str	w22, [sp, #72]
     e60:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
     e64:	ldr	x1, [x21, #8]
     e68:	lsr	x21, x0, #32
     e6c:	add	x19, x1, w0, uxtw #3
     e70:	add	x21, x1, x21, lsl #3
     e74:	cmp	x19, x21
     e78:	b.eq	ea8 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x78>  // b.none
     e7c:	nop
     e80:	ldr	x0, [x19]
     e84:	cbz	x0, e9c <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x6c>
     e88:	cbz	w22, e9c <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x6c>
     e8c:	mov	w1, w22
     e90:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     e94:	tst	w0, #0xff
     e98:	b.ne	ec4 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x94>  // b.any
     e9c:	add	x19, x19, #0x8
     ea0:	cmp	x21, x19
     ea4:	b.ne	e80 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x50>  // b.any
     ea8:	mov	x0, x23
     eac:	mov	x1, x20
     eb0:	ldp	x19, x20, [sp, #16]
     eb4:	ldp	x21, x22, [sp, #32]
     eb8:	ldr	x23, [sp, #48]
     ebc:	ldp	x29, x30, [sp], #80
     ec0:	ret
     ec4:	cmp	x21, x19
     ec8:	b.eq	ea8 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x78>  // b.none
     ecc:	nop
     ed0:	ldr	x23, [x19], #8
     ed4:	ldr	x0, [x23, #16]
     ed8:	cmp	x0, #0x0
     edc:	csel	x0, x0, x23, ne  // ne = any
     ee0:	cmp	x19, x21
     ee4:	ldrb	w1, [x0, #44]
     ee8:	orr	w1, w1, #0x1
     eec:	strb	w1, [x0, #44]
     ef0:	b.eq	f20 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0xf0>  // b.none
     ef4:	mov	x20, x19
     ef8:	ldr	x0, [x20]
     efc:	mov	x19, x20
     f00:	cbz	x0, f14 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0xe4>
     f04:	mov	w1, w22
     f08:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     f0c:	tst	w0, #0xff
     f10:	b.ne	f5c <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x12c>  // b.any
     f14:	add	x20, x20, #0x8
     f18:	cmp	x21, x20
     f1c:	b.ne	ef8 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0xc8>  // b.any
     f20:	ldr	w0, [x23, #56]
     f24:	cbz	w0, f68 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x138>
     f28:	ldr	x0, [x23, #48]
     f2c:	mov	x1, #0x0                   	// #0
     f30:	ldr	x19, [x0]
     f34:	cbz	x19, f44 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x114>
     f38:	mov	x0, x19
     f3c:	bl	0 <strlen>
     f40:	mov	x1, x0
     f44:	mov	x0, x19
     f48:	ldp	x19, x20, [sp, #16]
     f4c:	ldp	x21, x22, [sp, #32]
     f50:	ldr	x23, [sp, #48]
     f54:	ldp	x29, x30, [sp], #80
     f58:	ret
     f5c:	cmp	x21, x19
     f60:	b.ne	ed0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0xa0>  // b.any
     f64:	b	f20 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0xf0>
     f68:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     f6c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     f70:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     f74:	add	x3, x3, #0x0
     f78:	add	x1, x1, #0x0
     f7c:	add	x0, x0, #0x0
     f80:	mov	w2, #0x99                  	// #153
     f84:	bl	0 <__assert_fail>

0000000000000f88 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>:
     f88:	stp	x29, x30, [sp, #-96]!
     f8c:	mov	x29, sp
     f90:	stp	x27, x28, [sp, #80]
     f94:	mov	x27, x1
     f98:	ldr	x1, [x0, #8]
     f9c:	stp	x23, x24, [sp, #48]
     fa0:	ldr	w23, [x0, #16]
     fa4:	add	x23, x1, x23, lsl #3
     fa8:	cmp	x1, x23
     fac:	b.eq	1044 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xbc>  // b.none
     fb0:	mov	x24, x4
     fb4:	stp	x25, x26, [sp, #64]
     fb8:	mov	x26, x0
     fbc:	mov	x25, x2
     fc0:	mov	x0, x1
     fc4:	stp	x21, x22, [sp, #32]
     fc8:	mov	x22, x0
     fcc:	ldr	x28, [x0]
     fd0:	cbz	x28, 10c0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x138>
     fd4:	cmp	x23, x0
     fd8:	b.eq	103c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xb4>  // b.none
     fdc:	add	x21, x25, x3, lsl #2
     fe0:	stp	x19, x20, [sp, #16]
     fe4:	add	x20, x24, x5, lsl #2
     fe8:	cmp	x24, x20
     fec:	b.eq	1054 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xcc>  // b.none
     ff0:	mov	x19, x24
     ff4:	b	1000 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x78>
     ff8:	cmp	x20, x19
     ffc:	b.eq	1054 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xcc>  // b.none
    1000:	ldr	w1, [x19]
    1004:	mov	x0, x28
    1008:	add	x19, x19, #0x4
    100c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1010:	tst	w0, #0xff
    1014:	b.eq	ff8 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x70>  // b.none
    1018:	add	x0, x22, #0x8
    101c:	cmp	x23, x0
    1020:	b.eq	1038 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xb0>  // b.none
    1024:	ldr	x28, [x0]
    1028:	mov	x22, x0
    102c:	cbz	x28, 10b0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x128>
    1030:	cmp	x23, x22
    1034:	b.ne	fe8 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x60>  // b.any
    1038:	ldp	x19, x20, [sp, #16]
    103c:	ldp	x21, x22, [sp, #32]
    1040:	ldp	x25, x26, [sp, #64]
    1044:	ldp	x23, x24, [sp, #48]
    1048:	ldp	x27, x28, [sp, #80]
    104c:	ldp	x29, x30, [sp], #96
    1050:	ret
    1054:	mov	x19, x25
    1058:	cmp	x25, x21
    105c:	b.ne	106c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xe4>  // b.any
    1060:	b	1018 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x90>
    1064:	cmp	x21, x19
    1068:	b.eq	1018 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x90>  // b.none
    106c:	ldr	w1, [x19]
    1070:	mov	x0, x28
    1074:	add	x19, x19, #0x4
    1078:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    107c:	tst	w0, #0xff
    1080:	b.eq	1064 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xdc>  // b.none
    1084:	ldr	x3, [x28, #16]
    1088:	mov	x0, x28
    108c:	mov	x2, x27
    1090:	mov	x1, x26
    1094:	cmp	x3, #0x0
    1098:	csel	x3, x3, x28, ne  // ne = any
    109c:	ldrb	w4, [x3, #44]
    10a0:	orr	w4, w4, #0x1
    10a4:	strb	w4, [x3, #44]
    10a8:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
    10ac:	b	1018 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x90>
    10b0:	add	x0, x0, #0x8
    10b4:	cmp	x23, x0
    10b8:	b.ne	1024 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x9c>  // b.any
    10bc:	b	1038 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xb0>
    10c0:	add	x0, x0, #0x8
    10c4:	cmp	x23, x0
    10c8:	b.ne	fc8 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x40>  // b.any
    10cc:	b	103c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xb4>

00000000000010d0 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEE>:
    10d0:	mov	x4, #0x0                   	// #0
    10d4:	mov	x5, #0x0                   	// #0
    10d8:	b	f88 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>
    10dc:	nop

00000000000010e0 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
    10e0:	stp	x29, x30, [sp, #-240]!
    10e4:	mov	x29, sp
    10e8:	stp	x21, x22, [sp, #32]
    10ec:	mov	x21, x0
    10f0:	mov	x22, x1
    10f4:	add	x1, sp, #0xb0
    10f8:	stp	x19, x20, [sp, #16]
    10fc:	mov	w19, w4
    1100:	mov	w20, w3
    1104:	stp	x23, x24, [sp, #48]
    1108:	mov	w24, w2
    110c:	mov	x2, #0x3                   	// #3
    1110:	stp	x25, x26, [sp, #64]
    1114:	add	x25, sp, #0x90
    1118:	stp	w24, w3, [sp, #176]
    111c:	str	w4, [sp, #184]
    1120:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    1124:	ldr	x1, [x21, #8]
    1128:	lsr	x23, x0, #32
    112c:	stp	w24, w20, [sp, #160]
    1130:	str	w19, [sp, #168]
    1134:	add	x23, x1, x23, lsl #3
    1138:	add	x19, x1, w0, uxtw #3
    113c:	str	x19, [sp, #144]
    1140:	cmp	x19, x23
    1144:	str	x23, [sp, #152]
    1148:	b.eq	11a8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xc8>  // b.none
    114c:	nop
    1150:	ldr	x26, [x19]
    1154:	cbz	x26, 1198 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb8>
    1158:	mov	x20, #0x0                   	// #0
    115c:	mov	w1, w24
    1160:	mov	x0, x26
    1164:	add	x20, x20, #0x4
    1168:	cbz	w1, 1198 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb8>
    116c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1170:	tst	w0, #0xff
    1174:	add	x1, x25, x20
    1178:	b.ne	11a8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xc8>  // b.any
    117c:	cmp	x20, #0xc
    1180:	b.eq	1198 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb8>  // b.none
    1184:	ldr	w1, [x1, #16]
    1188:	mov	x0, x26
    118c:	add	x20, x20, #0x4
    1190:	cbnz	w1, 116c <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x8c>
    1194:	nop
    1198:	add	x19, x19, #0x8
    119c:	str	x19, [sp, #144]
    11a0:	cmp	x23, x19
    11a4:	b.ne	1150 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x70>  // b.any
    11a8:	add	x25, sp, #0x90
    11ac:	ldp	x2, x3, [sp, #144]
    11b0:	stp	x2, x3, [sp, #80]
    11b4:	ldp	x0, x1, [sp, #160]
    11b8:	stp	x0, x1, [sp, #96]
    11bc:	stp	x2, x3, [sp, #112]
    11c0:	stp	x0, x1, [sp, #128]
    11c4:	stp	x2, x3, [sp, #176]
    11c8:	stp	x0, x1, [sp, #192]
    11cc:	ldr	x19, [sp, #144]
    11d0:	cmp	x23, x19
    11d4:	b.eq	1264 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x184>  // b.none
    11d8:	ldr	x24, [sp, #152]
    11dc:	mov	x2, x22
    11e0:	ldr	x0, [x19], #8
    11e4:	mov	x1, x21
    11e8:	ldr	x3, [x0, #16]
    11ec:	cmp	x3, #0x0
    11f0:	csel	x3, x3, x0, ne  // ne = any
    11f4:	ldrb	w4, [x3, #44]
    11f8:	orr	w4, w4, #0x1
    11fc:	strb	w4, [x3, #44]
    1200:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
    1204:	str	x19, [sp, #144]
    1208:	cmp	x19, x24
    120c:	b.eq	1254 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x174>  // b.none
    1210:	ldr	x26, [x19]
    1214:	mov	x20, #0x0                   	// #0
    1218:	cbz	x26, 1244 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x164>
    121c:	add	x1, x25, x20
    1220:	mov	x0, x26
    1224:	add	x20, x20, #0x4
    1228:	ldr	w1, [x1, #16]
    122c:	cbz	w1, 1244 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x164>
    1230:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1234:	tst	w0, #0xff
    1238:	b.ne	11cc <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xec>  // b.any
    123c:	cmp	x20, #0xc
    1240:	b.ne	121c <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x13c>  // b.any
    1244:	add	x19, x19, #0x8
    1248:	str	x19, [sp, #144]
    124c:	cmp	x19, x24
    1250:	b.ne	1210 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x130>  // b.any
    1254:	cmp	x23, x24
    1258:	b.eq	1264 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x184>  // b.none
    125c:	mov	x19, x24
    1260:	b	11dc <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xfc>
    1264:	ldp	x19, x20, [sp, #16]
    1268:	ldp	x21, x22, [sp, #32]
    126c:	ldp	x23, x24, [sp, #48]
    1270:	ldp	x25, x26, [sp, #64]
    1274:	ldp	x29, x30, [sp], #240
    1278:	ret
    127c:	nop

0000000000001280 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
    1280:	stp	x29, x30, [sp, #-240]!
    1284:	mov	x29, sp
    1288:	stp	x21, x22, [sp, #32]
    128c:	mov	x22, x0
    1290:	mov	w21, w3
    1294:	stp	x19, x20, [sp, #16]
    1298:	mov	w19, w4
    129c:	mov	x20, x1
    12a0:	add	x1, sp, #0xb0
    12a4:	stp	x23, x24, [sp, #48]
    12a8:	mov	w24, w2
    12ac:	mov	x2, #0x3                   	// #3
    12b0:	stp	x25, x26, [sp, #64]
    12b4:	add	x25, sp, #0x90
    12b8:	stp	w24, w3, [sp, #176]
    12bc:	str	w4, [sp, #184]
    12c0:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    12c4:	ldr	x1, [x22, #8]
    12c8:	lsr	x22, x0, #32
    12cc:	stp	w24, w21, [sp, #160]
    12d0:	str	w19, [sp, #168]
    12d4:	add	x22, x1, x22, lsl #3
    12d8:	add	x19, x1, w0, uxtw #3
    12dc:	str	x19, [sp, #144]
    12e0:	cmp	x19, x22
    12e4:	str	x22, [sp, #152]
    12e8:	b.eq	1340 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xc0>  // b.none
    12ec:	nop
    12f0:	ldr	x23, [x19]
    12f4:	cbz	x23, 1330 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb0>
    12f8:	mov	w1, w24
    12fc:	mov	x21, #0x0                   	// #0
    1300:	cbz	w1, 1330 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb0>
    1304:	mov	x0, x23
    1308:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    130c:	tst	w0, #0xff
    1310:	b.ne	1340 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xc0>  // b.any
    1314:	add	x21, x21, #0x4
    1318:	cmp	x21, #0xc
    131c:	b.eq	1330 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xb0>  // b.none
    1320:	add	x0, x25, x21
    1324:	ldr	w1, [x0, #16]
    1328:	cbnz	w1, 1304 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x84>
    132c:	nop
    1330:	add	x19, x19, #0x8
    1334:	str	x19, [sp, #144]
    1338:	cmp	x22, x19
    133c:	b.ne	12f0 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x70>  // b.any
    1340:	add	x24, x20, #0x10
    1344:	add	x23, sp, #0x90
    1348:	ldp	x2, x3, [sp, #144]
    134c:	stp	x2, x3, [sp, #80]
    1350:	ldp	x0, x1, [sp, #160]
    1354:	stp	x0, x1, [sp, #96]
    1358:	stp	x2, x3, [sp, #112]
    135c:	stp	x0, x1, [sp, #128]
    1360:	stp	x2, x3, [sp, #176]
    1364:	stp	x0, x1, [sp, #192]
    1368:	ldr	x19, [sp, #144]
    136c:	cmp	x22, x19
    1370:	b.eq	1444 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x1c4>  // b.none
    1374:	ldr	x1, [x19]
    1378:	ldr	x0, [x1, #16]
    137c:	cmp	x0, #0x0
    1380:	csel	x0, x0, x1, ne  // ne = any
    1384:	ldrb	w2, [x0, #44]
    1388:	orr	w2, w2, #0x1
    138c:	strb	w2, [x0, #44]
    1390:	ldr	w2, [x1, #56]
    1394:	ldp	w0, w3, [x20, #8]
    1398:	mov	x25, x2
    139c:	lsl	x21, x2, #3
    13a0:	sub	x2, x3, x0
    13a4:	cmp	x25, x2
    13a8:	ldr	x26, [x1, #48]
    13ac:	b.hi	145c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x1dc>  // b.pmore
    13b0:	cbz	x21, 13cc <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x14c>
    13b4:	ldr	x3, [x20]
    13b8:	mov	x2, x21
    13bc:	mov	x1, x26
    13c0:	add	x0, x3, x0, lsl #3
    13c4:	bl	0 <memcpy>
    13c8:	ldr	w0, [x20, #8]
    13cc:	ldr	w1, [x20, #12]
    13d0:	add	x0, x0, x25
    13d4:	cmp	x0, x1
    13d8:	b.hi	1478 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x1f8>  // b.pmore
    13dc:	ldr	x26, [sp, #152]
    13e0:	add	x19, x19, #0x8
    13e4:	str	w0, [x20, #8]
    13e8:	str	x19, [sp, #144]
    13ec:	cmp	x19, x26
    13f0:	b.eq	136c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xec>  // b.none
    13f4:	nop
    13f8:	ldr	x25, [x19]
    13fc:	mov	x21, #0x0                   	// #0
    1400:	cbz	x25, 142c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x1ac>
    1404:	add	x0, x23, x21
    1408:	ldr	w1, [x0, #16]
    140c:	cbz	w1, 142c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x1ac>
    1410:	mov	x0, x25
    1414:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1418:	tst	w0, #0xff
    141c:	b.ne	1368 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xe8>  // b.any
    1420:	add	x21, x21, #0x4
    1424:	cmp	x21, #0xc
    1428:	b.ne	1404 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x184>  // b.any
    142c:	add	x19, x19, #0x8
    1430:	str	x19, [sp, #144]
    1434:	cmp	x26, x19
    1438:	b.ne	13f8 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x178>  // b.any
    143c:	cmp	x22, x19
    1440:	b.ne	1374 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xf4>  // b.any
    1444:	ldp	x19, x20, [sp, #16]
    1448:	ldp	x21, x22, [sp, #32]
    144c:	ldp	x23, x24, [sp, #48]
    1450:	ldp	x25, x26, [sp, #64]
    1454:	ldp	x29, x30, [sp], #240
    1458:	ret
    145c:	add	x2, x25, x0
    1460:	mov	x1, x24
    1464:	mov	x0, x20
    1468:	mov	x3, #0x8                   	// #8
    146c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1470:	ldr	w0, [x20, #8]
    1474:	b	13b0 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x130>
    1478:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    147c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1480:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1484:	add	x3, x3, #0x0
    1488:	add	x1, x1, #0x0
    148c:	add	x0, x0, #0x0
    1490:	mov	w2, #0x43                  	// #67
    1494:	bl	0 <__assert_fail>

0000000000001498 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b>:
    1498:	stp	x29, x30, [sp, #-448]!
    149c:	mov	x29, sp
    14a0:	stp	x21, x22, [sp, #32]
    14a4:	mov	x22, x0
    14a8:	mov	x21, x3
    14ac:	stp	x19, x20, [sp, #16]
    14b0:	mov	x20, x1
    14b4:	and	w1, w4, #0xff
    14b8:	stp	x23, x24, [sp, #48]
    14bc:	add	x23, sp, #0xb0
    14c0:	stp	x25, x26, [sp, #64]
    14c4:	mov	w25, w2
    14c8:	mov	x2, #0x1                   	// #1
    14cc:	stp	x27, x28, [sp, #80]
    14d0:	str	w1, [sp, #108]
    14d4:	mov	x1, x23
    14d8:	str	w25, [sp, #176]
    14dc:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    14e0:	ldr	x1, [x22, #8]
    14e4:	lsr	x19, x0, #32
    14e8:	add	x28, x1, w0, uxtw #3
    14ec:	add	x19, x1, x19, lsl #3
    14f0:	cmp	x28, x19
    14f4:	b.eq	1520 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x88>  // b.none
    14f8:	ldr	x0, [x28]
    14fc:	cbz	x0, 1514 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x7c>
    1500:	cbz	w25, 1514 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x7c>
    1504:	mov	w1, w25
    1508:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    150c:	tst	w0, #0xff
    1510:	b.ne	1520 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x88>  // b.any
    1514:	add	x28, x28, #0x8
    1518:	cmp	x19, x28
    151c:	b.ne	14f8 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x60>  // b.any
    1520:	add	x0, x20, #0x10
    1524:	add	x26, sp, #0x98
    1528:	str	x0, [sp, #120]
    152c:	add	x0, sp, #0x88
    1530:	str	x0, [sp, #112]
    1534:	cmp	x28, x19
    1538:	b.eq	1654 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1bc>  // b.none
    153c:	ldr	x27, [x28]
    1540:	ldr	x0, [x27, #16]
    1544:	cmp	x0, #0x0
    1548:	csel	x0, x0, x27, ne  // ne = any
    154c:	ldrb	w1, [x0, #44]
    1550:	orr	w1, w1, #0x1
    1554:	strb	w1, [x0, #44]
    1558:	ldr	w0, [sp, #108]
    155c:	cbz	w0, 1670 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1d8>
    1560:	str	x21, [sp, #136]
    1564:	mov	x0, #0x0                   	// #0
    1568:	cbz	x21, 1574 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xdc>
    156c:	mov	x0, x21
    1570:	bl	0 <strlen>
    1574:	ldr	w1, [x27, #56]
    1578:	str	x0, [sp, #144]
    157c:	cbz	w1, 1710 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x278>
    1580:	ldr	x0, [x27, #48]
    1584:	add	x3, x23, #0x10
    1588:	mov	x24, x3
    158c:	mov	x6, #0x10000000000         	// #1099511627776
    1590:	ldr	x2, [x22]
    1594:	mov	x1, x23
    1598:	ldr	x7, [x0]
    159c:	stp	x24, x6, [sp, #176]
    15a0:	mov	x0, x26
    15a4:	ldr	x3, [sp, #112]
    15a8:	stp	x3, x7, [sp, #152]
    15ac:	mov	w3, #0x305                 	// #773
    15b0:	strh	w3, [sp, #168]
    15b4:	ldr	x27, [x2, #16]
    15b8:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    15bc:	ldr	w2, [sp, #184]
    15c0:	mov	x0, x22
    15c4:	ldr	x1, [sp, #176]
    15c8:	blr	x27
    15cc:	mov	x27, x0
    15d0:	ldr	x1, [sp, #176]
    15d4:	cmp	x1, x24
    15d8:	b.eq	15e4 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x14c>  // b.none
    15dc:	mov	x0, x1
    15e0:	bl	0 <free>
    15e4:	ldp	w0, w1, [x20, #8]
    15e8:	cmp	w0, w1
    15ec:	b.cs	16b8 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x220>  // b.hs, b.nlast
    15f0:	ldr	x1, [x20]
    15f4:	str	x27, [x1, w0, uxtw #3]
    15f8:	ldp	w0, w2, [x20, #8]
    15fc:	mov	w1, w0
    1600:	add	x1, x1, #0x1
    1604:	cmp	x1, x2
    1608:	b.hi	16f0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x258>  // b.pmore
    160c:	add	w0, w0, #0x1
    1610:	str	w0, [x20, #8]
    1614:	add	x3, x28, #0x8
    1618:	cmp	x3, x19
    161c:	b.eq	1654 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1bc>  // b.none
    1620:	mov	x27, x3
    1624:	nop
    1628:	ldr	x0, [x27]
    162c:	mov	x28, x27
    1630:	cbz	x0, 1648 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1b0>
    1634:	cbz	w25, 1648 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1b0>
    1638:	mov	w1, w25
    163c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1640:	tst	w0, #0xff
    1644:	b.ne	1534 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x9c>  // b.any
    1648:	add	x27, x27, #0x8
    164c:	cmp	x19, x27
    1650:	b.ne	1628 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x190>  // b.any
    1654:	ldp	x19, x20, [sp, #16]
    1658:	ldp	x21, x22, [sp, #32]
    165c:	ldp	x23, x24, [sp, #48]
    1660:	ldp	x25, x26, [sp, #64]
    1664:	ldp	x27, x28, [sp, #80]
    1668:	ldp	x29, x30, [sp], #448
    166c:	ret
    1670:	ldp	w0, w1, [x20, #8]
    1674:	cmp	w0, w1
    1678:	b.cs	16d4 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x23c>  // b.hs, b.nlast
    167c:	ldr	x1, [x20]
    1680:	str	x21, [x1, w0, uxtw #3]
    1684:	ldp	w0, w2, [x20, #8]
    1688:	mov	w1, w0
    168c:	add	x1, x1, #0x1
    1690:	cmp	x1, w2, uxtw
    1694:	b.hi	16f0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x258>  // b.pmore
    1698:	add	w0, w0, #0x1
    169c:	str	w0, [x20, #8]
    16a0:	ldr	w1, [x27, #56]
    16a4:	cbz	w1, 1710 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x278>
    16a8:	ldr	x1, [x27, #48]
    16ac:	cmp	w2, w0
    16b0:	ldr	x27, [x1]
    16b4:	b.hi	15f0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x158>  // b.pmore
    16b8:	ldr	x1, [sp, #120]
    16bc:	mov	x0, x20
    16c0:	mov	x3, #0x8                   	// #8
    16c4:	mov	x2, #0x0                   	// #0
    16c8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    16cc:	ldr	w0, [x20, #8]
    16d0:	b	15f0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x158>
    16d4:	ldr	x1, [sp, #120]
    16d8:	mov	x0, x20
    16dc:	mov	x3, #0x8                   	// #8
    16e0:	mov	x2, #0x0                   	// #0
    16e4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    16e8:	ldr	w0, [x20, #8]
    16ec:	b	167c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x1e4>
    16f0:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    16f4:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    16f8:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    16fc:	add	x3, x3, #0x0
    1700:	add	x1, x1, #0x0
    1704:	add	x0, x0, #0x0
    1708:	mov	w2, #0x43                  	// #67
    170c:	bl	0 <__assert_fail>
    1710:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1714:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1718:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    171c:	add	x3, x3, #0x0
    1720:	add	x1, x1, #0x0
    1724:	add	x0, x0, #0x0
    1728:	mov	w2, #0x99                  	// #153
    172c:	bl	0 <__assert_fail>

0000000000001730 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE>:
    1730:	stp	x29, x30, [sp, #-64]!
    1734:	mov	x2, #0x1                   	// #1
    1738:	mov	x29, sp
    173c:	stp	x19, x20, [sp, #16]
    1740:	mov	x19, x0
    1744:	stp	x21, x22, [sp, #32]
    1748:	mov	w21, w1
    174c:	add	x1, sp, #0x38
    1750:	str	w21, [sp, #56]
    1754:	bl	838 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    1758:	ldr	x1, [x19, #8]
    175c:	lsr	x22, x0, #32
    1760:	add	x19, x1, w0, uxtw #3
    1764:	add	x22, x1, x22, lsl #3
    1768:	cmp	x19, x22
    176c:	b.eq	17f4 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xc4>  // b.none
    1770:	ldr	x0, [x19]
    1774:	mov	w1, w21
    1778:	cbz	x0, 178c <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x5c>
    177c:	cbz	w21, 178c <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x5c>
    1780:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    1784:	tst	w0, #0xff
    1788:	b.ne	1798 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x68>  // b.any
    178c:	add	x19, x19, #0x8
    1790:	cmp	x22, x19
    1794:	b.ne	1770 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x40>  // b.any
    1798:	cmp	x19, x22
    179c:	b.eq	17f4 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xc4>  // b.none
    17a0:	ldr	x1, [x19], #8
    17a4:	ldr	x0, [x1, #16]
    17a8:	cmp	x0, #0x0
    17ac:	csel	x0, x0, x1, ne  // ne = any
    17b0:	cmp	x19, x22
    17b4:	ldrb	w1, [x0, #44]
    17b8:	orr	w1, w1, #0x1
    17bc:	strb	w1, [x0, #44]
    17c0:	b.eq	17f4 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xc4>  // b.none
    17c4:	mov	x20, x19
    17c8:	ldr	x0, [x20]
    17cc:	mov	x19, x20
    17d0:	mov	w1, w21
    17d4:	add	x20, x20, #0x8
    17d8:	cbz	x0, 17ec <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xbc>
    17dc:	cbz	w21, 17ec <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xbc>
    17e0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
    17e4:	tst	w0, #0xff
    17e8:	b.ne	1798 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x68>  // b.any
    17ec:	cmp	x22, x20
    17f0:	b.ne	17c8 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x98>  // b.any
    17f4:	ldp	x19, x20, [sp, #16]
    17f8:	ldp	x21, x22, [sp, #32]
    17fc:	ldp	x29, x30, [sp], #64
    1800:	ret
    1804:	nop

0000000000001808 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv>:
    1808:	ldr	x1, [x0, #8]
    180c:	ldr	w4, [x0, #16]
    1810:	mov	x0, x1
    1814:	add	x4, x1, x4, lsl #3
    1818:	cmp	x1, x4
    181c:	b.eq	1878 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x70>  // b.none
    1820:	ldr	x2, [x0]
    1824:	mov	x3, x0
    1828:	cbz	x2, 187c <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x74>
    182c:	nop
    1830:	cmp	x4, x3
    1834:	b.eq	1878 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x70>  // b.none
    1838:	ldr	x1, [x2, #16]
    183c:	cmp	x1, #0x0
    1840:	csel	x1, x1, x2, ne  // ne = any
    1844:	ldrb	w2, [x1, #44]
    1848:	tbnz	w2, #0, 1854 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x4c>
    184c:	orr	w2, w2, #0x1
    1850:	strb	w2, [x1, #44]
    1854:	add	x0, x3, #0x8
    1858:	cmp	x4, x0
    185c:	b.eq	1878 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x70>  // b.none
    1860:	ldr	x2, [x0]
    1864:	mov	x3, x0
    1868:	cbnz	x2, 1830 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x28>
    186c:	add	x0, x0, #0x8
    1870:	cmp	x4, x0
    1874:	b.ne	1860 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x58>  // b.any
    1878:	ret
    187c:	add	x0, x0, #0x8
    1880:	cmp	x4, x0
    1884:	b.ne	1820 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x18>  // b.any
    1888:	ret
    188c:	nop

0000000000001890 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>:
    1890:	stp	x29, x30, [sp, #-384]!
    1894:	mov	x29, sp
    1898:	stp	x2, x3, [sp, #64]
    189c:	ldr	x2, [x0]
    18a0:	stp	x19, x20, [sp, #16]
    18a4:	mov	x20, x0
    18a8:	stp	x21, x22, [sp, #32]
    18ac:	mov	x21, #0x0                   	// #0
    18b0:	ldr	x2, [x2]
    18b4:	stp	x4, x5, [sp, #48]
    18b8:	blr	x2
    18bc:	mov	x19, x0
    18c0:	cbz	x0, 18cc <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x3c>
    18c4:	bl	0 <strlen>
    18c8:	mov	x21, x0
    18cc:	ldr	x22, [sp, #56]
    18d0:	ldr	x2, [sp, #72]
    18d4:	add	x0, x2, x22
    18d8:	cmp	x0, x21
    18dc:	b.ne	1934 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.any
    18e0:	cmp	x21, x2
    18e4:	b.cc	1934 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.lo, b.ul, b.last
    18e8:	cbz	x2, 18fc <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x6c>
    18ec:	ldr	x1, [sp, #64]
    18f0:	mov	x0, x19
    18f4:	bl	0 <memcmp>
    18f8:	cbnz	w0, 1934 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>
    18fc:	cmp	x21, x22
    1900:	b.cc	1934 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.lo, b.ul, b.last
    1904:	cbz	x22, 1920 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x90>
    1908:	ldr	x1, [sp, #48]
    190c:	sub	x0, x21, x22
    1910:	add	x0, x19, x0
    1914:	mov	x2, x22
    1918:	bl	0 <memcmp>
    191c:	cbnz	w0, 1934 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>
    1920:	mov	x0, x19
    1924:	ldp	x19, x20, [sp, #16]
    1928:	ldp	x21, x22, [sp, #32]
    192c:	ldp	x29, x30, [sp], #384
    1930:	ret
    1934:	ldr	x4, [x20]
    1938:	add	x3, sp, #0x40
    193c:	add	x2, sp, #0x30
    1940:	mov	w6, #0x505                 	// #1285
    1944:	mov	x5, #0x10000000000         	// #1099511627776
    1948:	add	x1, sp, #0x70
    194c:	add	x21, x1, #0x10
    1950:	add	x0, sp, #0x58
    1954:	stp	x3, x2, [sp, #88]
    1958:	strh	w6, [sp, #104]
    195c:	stp	x21, x5, [sp, #112]
    1960:	ldr	x19, [x4, #16]
    1964:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    1968:	ldr	w2, [sp, #120]
    196c:	mov	x0, x20
    1970:	ldr	x1, [sp, #112]
    1974:	blr	x19
    1978:	mov	x19, x0
    197c:	ldr	x1, [sp, #112]
    1980:	cmp	x1, x21
    1984:	b.eq	1920 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x90>  // b.none
    1988:	mov	x0, x1
    198c:	bl	0 <free>
    1990:	mov	x0, x19
    1994:	ldp	x19, x20, [sp, #16]
    1998:	ldp	x21, x22, [sp, #32]
    199c:	ldp	x29, x30, [sp], #384
    19a0:	ret
    19a4:	nop

00000000000019a8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>:
    19a8:	stp	x29, x30, [sp, #-64]!
    19ac:	mov	x29, sp
    19b0:	stp	x19, x20, [sp, #16]
    19b4:	mov	x19, x1
    19b8:	ldr	x1, [x0, #8]
    19bc:	stp	x21, x22, [sp, #32]
    19c0:	ldr	w22, [x0, #16]
    19c4:	add	x22, x1, x22, lsl #3
    19c8:	cmp	x1, x22
    19cc:	b.eq	1a74 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xcc>  // b.none
    19d0:	mov	x0, x1
    19d4:	ldr	x20, [x0]
    19d8:	mov	x21, x0
    19dc:	cbz	x20, 1a94 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xec>
    19e0:	stp	x23, x24, [sp, #48]
    19e4:	cmp	x22, x0
    19e8:	adrp	x23, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    19ec:	mov	w24, #0x202a                	// #8234
    19f0:	add	x23, x23, #0x0
    19f4:	b.ne	1a38 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x90>  // b.any
    19f8:	b	1a70 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xc8>
    19fc:	strh	w24, [x1]
    1a00:	mov	x1, x19
    1a04:	ldr	x0, [x19, #24]
    1a08:	add	x0, x0, #0x2
    1a0c:	str	x0, [x19, #24]
    1a10:	mov	x0, x20
    1a14:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
    1a18:	add	x0, x21, #0x8
    1a1c:	cmp	x22, x0
    1a20:	b.eq	1a70 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xc8>  // b.none
    1a24:	ldr	x20, [x0]
    1a28:	mov	x21, x0
    1a2c:	cbz	x20, 1a84 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xdc>
    1a30:	cmp	x22, x21
    1a34:	b.eq	1a70 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xc8>  // b.none
    1a38:	ldp	x0, x1, [x19, #16]
    1a3c:	sub	x0, x0, x1
    1a40:	cmp	x0, #0x1
    1a44:	b.hi	19fc <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x54>  // b.pmore
    1a48:	mov	x2, #0x2                   	// #2
    1a4c:	mov	x1, x23
    1a50:	mov	x0, x19
    1a54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1a58:	mov	x0, x20
    1a5c:	mov	x1, x19
    1a60:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
    1a64:	add	x0, x21, #0x8
    1a68:	cmp	x22, x0
    1a6c:	b.ne	1a24 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x7c>  // b.any
    1a70:	ldp	x23, x24, [sp, #48]
    1a74:	ldp	x19, x20, [sp, #16]
    1a78:	ldp	x21, x22, [sp, #32]
    1a7c:	ldp	x29, x30, [sp], #64
    1a80:	ret
    1a84:	add	x0, x0, #0x8
    1a88:	cmp	x22, x0
    1a8c:	b.ne	1a24 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x7c>  // b.any
    1a90:	b	1a70 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xc8>
    1a94:	add	x0, x0, #0x8
    1a98:	cmp	x22, x0
    1a9c:	b.ne	19d4 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x2c>  // b.any
    1aa0:	b	1a74 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xcc>
    1aa4:	nop

0000000000001aa8 <_ZNK4llvm3opt7ArgList4dumpEv>:
    1aa8:	stp	x29, x30, [sp, #-32]!
    1aac:	mov	x29, sp
    1ab0:	str	x19, [sp, #16]
    1ab4:	mov	x19, x0
    1ab8:	bl	0 <_ZN4llvm4dbgsEv>
    1abc:	mov	x1, x0
    1ac0:	mov	x0, x19
    1ac4:	ldr	x19, [sp, #16]
    1ac8:	ldp	x29, x30, [sp], #32
    1acc:	b	19a8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>

0000000000001ad0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>:
    1ad0:	stp	x29, x30, [sp, #-48]!
    1ad4:	mov	x29, sp
    1ad8:	ldr	x1, [x0, #8]
    1adc:	str	x21, [sp, #32]
    1ae0:	ldr	w21, [x0, #16]
    1ae4:	add	x21, x1, x21, lsl #3
    1ae8:	cmp	x1, x21
    1aec:	b.eq	1b4c <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x7c>  // b.none
    1af0:	mov	x0, x1
    1af4:	stp	x19, x20, [sp, #16]
    1af8:	mov	x20, x0
    1afc:	ldr	x19, [x0]
    1b00:	cbz	x19, 1b58 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x88>
    1b04:	nop
    1b08:	cmp	x21, x20
    1b0c:	b.eq	1b48 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x78>  // b.none
    1b10:	mov	x0, x19
    1b14:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    1b18:	mov	x1, #0x58                  	// #88
    1b1c:	mov	x0, x19
    1b20:	bl	0 <_ZdlPvm>
    1b24:	add	x1, x20, #0x8
    1b28:	cmp	x21, x1
    1b2c:	b.eq	1b48 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x78>  // b.none
    1b30:	ldr	x19, [x1]
    1b34:	mov	x20, x1
    1b38:	cbnz	x19, 1b08 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x38>
    1b3c:	add	x1, x1, #0x8
    1b40:	cmp	x21, x1
    1b44:	b.ne	1b30 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x60>  // b.any
    1b48:	ldp	x19, x20, [sp, #16]
    1b4c:	ldr	x21, [sp, #32]
    1b50:	ldp	x29, x30, [sp], #48
    1b54:	ret
    1b58:	add	x0, x0, #0x8
    1b5c:	cmp	x21, x0
    1b60:	b.ne	1af8 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x28>  // b.any
    1b64:	b	1b48 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x78>

0000000000001b68 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>:
    1b68:	stp	x29, x30, [sp, #-64]!
    1b6c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1b70:	add	x4, x0, #0x18
    1b74:	mov	x29, sp
    1b78:	ldr	x3, [x3]
    1b7c:	stp	x19, x20, [sp, #16]
    1b80:	mov	x5, #0x1000000000          	// #68719476736
    1b84:	stp	x21, x22, [sp, #32]
    1b88:	mov	x19, x0
    1b8c:	add	x3, x3, #0x10
    1b90:	str	x23, [sp, #48]
    1b94:	sub	x23, x2, x1
    1b98:	stp	x4, x5, [x0, #8]
    1b9c:	add	x4, x0, #0x148
    1ba0:	asr	x20, x23, #3
    1ba4:	stp	xzr, xzr, [x0, #152]
    1ba8:	mov	x21, x1
    1bac:	mov	x22, x2
    1bb0:	str	xzr, [x0, #168]
    1bb4:	cmp	x20, #0x10
    1bb8:	str	wzr, [x0, #176]
    1bbc:	mov	x1, #0x0                   	// #0
    1bc0:	str	x3, [x0], #200
    1bc4:	stp	x0, x5, [x19, #184]
    1bc8:	str	x4, [x4, #8]
    1bcc:	str	x4, [x19, #328]
    1bd0:	str	xzr, [x4, #16]
    1bd4:	str	w20, [x19, #352]
    1bd8:	b.hi	1c1c <_ZN4llvm3opt12InputArgListC1EPKPKcS5_+0xb4>  // b.pmore
    1bdc:	cmp	x22, x21
    1be0:	b.eq	1bf4 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_+0x8c>  // b.none
    1be4:	mov	x1, x21
    1be8:	mov	x2, x23
    1bec:	bl	0 <memcpy>
    1bf0:	ldr	w1, [x19, #192]
    1bf4:	ldr	w0, [x19, #196]
    1bf8:	add	x20, x20, x1
    1bfc:	cmp	x20, x0
    1c00:	b.hi	1c40 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_+0xd8>  // b.pmore
    1c04:	ldp	x21, x22, [sp, #32]
    1c08:	ldr	x23, [sp, #48]
    1c0c:	str	w20, [x19, #192]
    1c10:	ldp	x19, x20, [sp, #16]
    1c14:	ldp	x29, x30, [sp], #64
    1c18:	ret
    1c1c:	mov	x1, x0
    1c20:	mov	x2, x20
    1c24:	add	x0, x19, #0xb8
    1c28:	mov	x3, #0x8                   	// #8
    1c2c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1c30:	ldr	x0, [x19, #184]
    1c34:	ldr	w1, [x19, #192]
    1c38:	add	x0, x0, x1, lsl #3
    1c3c:	b	1bdc <_ZN4llvm3opt12InputArgListC1EPKPKcS5_+0x74>
    1c40:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1c44:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1c48:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1c4c:	add	x3, x3, #0x0
    1c50:	add	x1, x1, #0x0
    1c54:	add	x0, x0, #0x0
    1c58:	mov	w2, #0x43                  	// #67
    1c5c:	bl	0 <__assert_fail>

0000000000001c60 <_ZN4llvm3opt14DerivedArgListC1ERKNS0_12InputArgListE>:
    1c60:	adrp	x2, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1c64:	mov	x3, #0x1000000000          	// #68719476736
    1c68:	add	x5, x0, #0x18
    1c6c:	add	x4, x0, #0xd0
    1c70:	ldr	x2, [x2]
    1c74:	str	x3, [x0, #16]
    1c78:	stp	xzr, xzr, [x0, #152]
    1c7c:	add	x2, x2, #0x10
    1c80:	stp	x2, x5, [x0]
    1c84:	str	xzr, [x0, #168]
    1c88:	str	wzr, [x0, #176]
    1c8c:	stp	x1, x4, [x0, #184]
    1c90:	str	x3, [x0, #200]
    1c94:	ret

0000000000001c98 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE>:
    1c98:	stp	x29, x30, [sp, #-32]!
    1c9c:	mov	x29, sp
    1ca0:	stp	x19, x20, [sp, #16]
    1ca4:	mov	x19, x0
    1ca8:	mov	x20, x1
    1cac:	ldr	w0, [x0, #200]
    1cb0:	ldr	w1, [x19, #204]
    1cb4:	cmp	w0, w1
    1cb8:	b.cs	1ce8 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE+0x50>  // b.hs, b.nlast
    1cbc:	ldr	x3, [x19, #192]
    1cc0:	mov	w2, w0
    1cc4:	add	x4, x2, #0x1
    1cc8:	cmp	x4, w1, uxtw
    1ccc:	str	x20, [x3, x2, lsl #3]
    1cd0:	b.hi	1cfc <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE+0x64>  // b.pmore
    1cd4:	add	w0, w0, #0x1
    1cd8:	str	w0, [x19, #200]
    1cdc:	ldp	x19, x20, [sp, #16]
    1ce0:	ldp	x29, x30, [sp], #32
    1ce4:	ret
    1ce8:	add	x0, x19, #0xc0
    1cec:	mov	x1, #0x0                   	// #0
    1cf0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1cf4:	ldp	w0, w1, [x19, #200]
    1cf8:	b	1cbc <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE+0x24>
    1cfc:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1d00:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1d04:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1d08:	add	x3, x3, #0x0
    1d0c:	add	x1, x1, #0x0
    1d10:	add	x0, x0, #0x0
    1d14:	mov	w2, #0x43                  	// #67
    1d18:	bl	0 <__assert_fail>
    1d1c:	nop

0000000000001d20 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE>:
    1d20:	stp	x29, x30, [sp, #-224]!
    1d24:	mov	x5, #0x1000000000          	// #68719476736
    1d28:	mov	w2, w1
    1d2c:	mov	x29, sp
    1d30:	stp	x21, x22, [sp, #32]
    1d34:	add	x22, sp, #0x50
    1d38:	add	x6, x22, #0x10
    1d3c:	mov	x1, x22
    1d40:	mov	w4, #0x0                   	// #0
    1d44:	mov	w3, #0x0                   	// #0
    1d48:	stp	x19, x20, [sp, #16]
    1d4c:	mov	x20, x8
    1d50:	stp	x23, x24, [sp, #48]
    1d54:	mov	x21, #0x0                   	// #0
    1d58:	stp	x25, x26, [sp, #64]
    1d5c:	stp	x6, x5, [sp, #80]
    1d60:	bl	1280 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>
    1d64:	ldr	w0, [sp, #88]
    1d68:	ldr	x25, [sp, #80]
    1d6c:	stp	xzr, xzr, [x20]
    1d70:	lsl	x0, x0, #3
    1d74:	str	xzr, [x20, #16]
    1d78:	add	x19, x25, x0
    1d7c:	lsl	x23, x0, #2
    1d80:	cbz	x0, 1d90 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0x70>
    1d84:	mov	x0, x23
    1d88:	bl	0 <_Znwm>
    1d8c:	mov	x21, x0
    1d90:	add	x23, x21, x23
    1d94:	str	x21, [x20]
    1d98:	str	x23, [x20, #16]
    1d9c:	cmp	x25, x19
    1da0:	b.eq	1e04 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xe4>  // b.none
    1da4:	mov	x23, x21
    1da8:	mov	x26, x25
    1dac:	nop
    1db0:	ldr	x24, [x26]
    1db4:	add	x0, x23, #0x10
    1db8:	str	x0, [x23]
    1dbc:	add	x26, x26, #0x8
    1dc0:	mov	x0, x24
    1dc4:	mov	x2, #0xffffffffffffffff    	// #-1
    1dc8:	cbz	x24, 1dd4 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xb4>
    1dcc:	bl	0 <strlen>
    1dd0:	add	x2, x24, x0
    1dd4:	mov	x0, x23
    1dd8:	mov	x1, x24
    1ddc:	mov	w3, #0x0                   	// #0
    1de0:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1de4:	add	x23, x23, #0x20
    1de8:	cmp	x19, x26
    1dec:	b.ne	1db0 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0x90>  // b.any
    1df0:	sub	x19, x19, x25
    1df4:	sub	x19, x19, #0x8
    1df8:	lsr	x19, x19, #3
    1dfc:	add	x19, x19, #0x1
    1e00:	add	x21, x21, x19, lsl #5
    1e04:	ldr	x0, [sp, #80]
    1e08:	str	x21, [x20, #8]
    1e0c:	add	x22, x22, #0x10
    1e10:	cmp	x0, x22
    1e14:	b.eq	1e1c <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0xfc>  // b.none
    1e18:	bl	0 <free>
    1e1c:	mov	x0, x20
    1e20:	ldp	x19, x20, [sp, #16]
    1e24:	ldp	x21, x22, [sp, #32]
    1e28:	ldp	x23, x24, [sp, #48]
    1e2c:	ldp	x25, x26, [sp, #64]
    1e30:	ldp	x29, x30, [sp], #224
    1e34:	ret

0000000000001e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>:
    1e38:	stp	x29, x30, [sp, #-80]!
    1e3c:	mov	x29, sp
    1e40:	stp	x19, x20, [sp, #16]
    1e44:	mov	x19, x0
    1e48:	stp	x21, x22, [sp, #32]
    1e4c:	add	x22, x0, #0x148
    1e50:	ldr	w21, [x0, #192]
    1e54:	cbz	x1, 1f24 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0xec>
    1e58:	add	x20, sp, #0x30
    1e5c:	add	x2, x1, x2
    1e60:	add	x4, x20, #0x10
    1e64:	mov	w3, #0x0                   	// #0
    1e68:	mov	x0, x20
    1e6c:	str	x4, [sp, #48]
    1e70:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1e74:	mov	x0, #0x30                  	// #48
    1e78:	bl	0 <_Znwm>
    1e7c:	ldr	x2, [sp, #48]
    1e80:	add	x3, x0, #0x20
    1e84:	str	x3, [x0, #16]
    1e88:	add	x1, x20, #0x10
    1e8c:	cmp	x2, x1
    1e90:	b.eq	1f54 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x11c>  // b.none
    1e94:	ldr	x1, [sp, #64]
    1e98:	str	x2, [x0, #16]
    1e9c:	str	x1, [x0, #32]
    1ea0:	ldr	x2, [sp, #56]
    1ea4:	str	x2, [x0, #24]
    1ea8:	add	x20, x20, #0x10
    1eac:	mov	x1, x22
    1eb0:	stp	x20, xzr, [sp, #48]
    1eb4:	strb	wzr, [sp, #64]
    1eb8:	bl	0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
    1ebc:	ldr	x1, [x19, #344]
    1ec0:	ldr	x0, [sp, #48]
    1ec4:	add	x1, x1, #0x1
    1ec8:	str	x1, [x19, #344]
    1ecc:	cmp	x0, x20
    1ed0:	b.eq	1ed8 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0xa0>  // b.none
    1ed4:	bl	0 <_ZdlPv>
    1ed8:	ldr	x2, [x19, #336]
    1edc:	ldp	w0, w1, [x19, #192]
    1ee0:	ldr	x20, [x2, #16]
    1ee4:	cmp	w0, w1
    1ee8:	b.cs	1f60 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x128>  // b.hs, b.nlast
    1eec:	ldr	x1, [x19, #184]
    1ef0:	str	x20, [x1, w0, uxtw #3]
    1ef4:	ldp	w0, w2, [x19, #192]
    1ef8:	mov	w1, w0
    1efc:	add	x1, x1, #0x1
    1f00:	cmp	x1, x2
    1f04:	b.hi	1f7c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x144>  // b.pmore
    1f08:	add	w1, w0, #0x1
    1f0c:	mov	w0, w21
    1f10:	ldp	x21, x22, [sp, #32]
    1f14:	str	w1, [x19, #192]
    1f18:	ldp	x19, x20, [sp, #16]
    1f1c:	ldp	x29, x30, [sp], #80
    1f20:	ret
    1f24:	add	x20, sp, #0x30
    1f28:	strb	wzr, [sp, #64]
    1f2c:	add	x0, x20, #0x10
    1f30:	stp	x0, xzr, [sp, #48]
    1f34:	mov	x0, #0x30                  	// #48
    1f38:	bl	0 <_Znwm>
    1f3c:	add	x3, x0, #0x20
    1f40:	ldr	x2, [sp, #48]
    1f44:	str	x3, [x0, #16]
    1f48:	add	x1, x20, #0x10
    1f4c:	cmp	x2, x1
    1f50:	b.ne	1e94 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x5c>  // b.any
    1f54:	ldp	x2, x3, [sp, #64]
    1f58:	stp	x2, x3, [x0, #32]
    1f5c:	b	1ea0 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x68>
    1f60:	add	x0, x19, #0xb8
    1f64:	add	x1, x19, #0xc8
    1f68:	mov	x3, #0x8                   	// #8
    1f6c:	mov	x2, #0x0                   	// #0
    1f70:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1f74:	ldr	w0, [x19, #192]
    1f78:	b	1eec <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0xb4>
    1f7c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1f80:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1f84:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1f88:	add	x3, x3, #0x0
    1f8c:	add	x1, x1, #0x0
    1f90:	add	x0, x0, #0x0
    1f94:	mov	w2, #0x43                  	// #67
    1f98:	bl	0 <__assert_fail>
    1f9c:	nop

0000000000001fa0 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>:
    1fa0:	stp	x29, x30, [sp, #-48]!
    1fa4:	mov	x29, sp
    1fa8:	stp	x19, x20, [sp, #16]
    1fac:	mov	x20, x0
    1fb0:	stp	x21, x22, [sp, #32]
    1fb4:	mov	x22, x3
    1fb8:	mov	x21, x4
    1fbc:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1fc0:	mov	w19, w0
    1fc4:	mov	x1, x22
    1fc8:	mov	x2, x21
    1fcc:	mov	x0, x20
    1fd0:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1fd4:	add	w1, w19, #0x1
    1fd8:	cmp	w1, w0
    1fdc:	b.ne	1ff4 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x54>  // b.any
    1fe0:	mov	w0, w19
    1fe4:	ldp	x19, x20, [sp, #16]
    1fe8:	ldp	x21, x22, [sp, #32]
    1fec:	ldp	x29, x30, [sp], #48
    1ff0:	ret
    1ff4:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1ff8:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    1ffc:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2000:	add	x3, x3, #0x0
    2004:	add	x1, x1, #0x0
    2008:	add	x0, x0, #0x0
    200c:	mov	w2, #0xde                  	// #222
    2010:	bl	0 <__assert_fail>
    2014:	nop

0000000000002018 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    2018:	stp	x29, x30, [sp, #-416]!
    201c:	mov	x29, sp
    2020:	stp	x19, x20, [sp, #16]
    2024:	stp	x21, x22, [sp, #32]
    2028:	stp	x23, x24, [sp, #48]
    202c:	stp	x25, x26, [sp, #64]
    2030:	ldr	x26, [x0, #184]
    2034:	cbz	x2, 21d8 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1c0>
    2038:	mov	x20, x2
    203c:	mov	x19, x0
    2040:	mov	x24, x1
    2044:	mov	x23, x3
    2048:	mov	x22, x4
    204c:	mov	x21, x5
    2050:	ldr	x25, [x20, #8]
    2054:	mov	x2, #0x0                   	// #0
    2058:	cbz	x25, 2068 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x50>
    205c:	mov	x0, x25
    2060:	bl	0 <strlen>
    2064:	mov	x2, x0
    2068:	mov	x3, x22
    206c:	mov	x4, x21
    2070:	mov	x1, x25
    2074:	mov	x0, x26
    2078:	bl	1fa0 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>
    207c:	mov	w22, w0
    2080:	ldr	x1, [x20]
    2084:	mov	x2, #0x0                   	// #0
    2088:	ldr	x21, [x1]
    208c:	cbz	x21, 209c <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x84>
    2090:	mov	x0, x21
    2094:	bl	0 <strlen>
    2098:	mov	x2, x0
    209c:	ldr	x25, [x20, #8]
    20a0:	stp	x21, x2, [sp, #88]
    20a4:	mov	x2, #0x0                   	// #0
    20a8:	cbz	x25, 20b8 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xa0>
    20ac:	mov	x0, x25
    20b0:	bl	0 <strlen>
    20b4:	mov	x2, x0
    20b8:	add	x4, sp, #0x58
    20bc:	add	x3, sp, #0x68
    20c0:	mov	w6, #0x505                 	// #1285
    20c4:	mov	x5, #0x10000000000         	// #1099511627776
    20c8:	add	x1, sp, #0x90
    20cc:	add	x0, sp, #0x78
    20d0:	add	x26, x1, #0x10
    20d4:	stp	x25, x2, [sp, #104]
    20d8:	str	x4, [sp, #120]
    20dc:	str	x3, [sp, #128]
    20e0:	strh	w6, [sp, #136]
    20e4:	stp	x26, x5, [sp, #144]
    20e8:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    20ec:	ldr	w2, [sp, #152]
    20f0:	ldr	x1, [sp, #144]
    20f4:	mov	x0, x19
    20f8:	bl	28 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>
    20fc:	mov	x21, x0
    2100:	ldr	x1, [sp, #144]
    2104:	cmp	x1, x26
    2108:	b.eq	2114 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xfc>  // b.none
    210c:	mov	x0, x1
    2110:	bl	0 <free>
    2114:	ldr	x1, [x19, #184]
    2118:	add	w0, w22, #0x1
    211c:	ldr	w2, [x1, #192]
    2120:	cmp	x0, x2
    2124:	b.cs	221c <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x204>  // b.hs, b.nlast
    2128:	ldr	x1, [x1, #184]
    212c:	mov	x25, #0x0                   	// #0
    2130:	ldr	x26, [x1, x0, lsl #3]
    2134:	cbz	x21, 2144 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x12c>
    2138:	mov	x0, x21
    213c:	bl	0 <strlen>
    2140:	mov	x25, x0
    2144:	mov	x0, #0x58                  	// #88
    2148:	bl	0 <_Znwm>
    214c:	mov	x1, x20
    2150:	mov	x7, x24
    2154:	mov	x20, x0
    2158:	mov	x6, x26
    215c:	mov	w5, w22
    2160:	mov	x3, x21
    2164:	mov	x4, x25
    2168:	mov	x2, x23
    216c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    2170:	ldp	w1, w0, [x19, #200]
    2174:	cmp	w1, w0
    2178:	b.cs	21c4 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1ac>  // b.hs, b.nlast
    217c:	ldr	x4, [x19, #192]
    2180:	mov	w3, w1
    2184:	add	x2, x3, #0x1
    2188:	cmp	x2, w0, uxtw
    218c:	str	x20, [x4, x3, lsl #3]
    2190:	b.hi	21fc <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1e4>  // b.pmore
    2194:	add	w1, w1, #0x1
    2198:	str	w1, [x19, #200]
    219c:	cbz	w1, 21dc <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1c4>
    21a0:	ldr	x0, [x19, #192]
    21a4:	ldp	x19, x20, [sp, #16]
    21a8:	add	x2, x0, x2, lsl #3
    21ac:	ldp	x21, x22, [sp, #32]
    21b0:	ldur	x0, [x2, #-8]
    21b4:	ldp	x23, x24, [sp, #48]
    21b8:	ldp	x25, x26, [sp, #64]
    21bc:	ldp	x29, x30, [sp], #416
    21c0:	ret
    21c4:	add	x0, x19, #0xc0
    21c8:	mov	x1, #0x0                   	// #0
    21cc:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    21d0:	ldp	w1, w0, [x19, #200]
    21d4:	b	217c <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x164>
    21d8:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    21dc:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    21e0:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    21e4:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    21e8:	add	x3, x3, #0x0
    21ec:	add	x1, x1, #0x0
    21f0:	add	x0, x0, #0x0
    21f4:	mov	w2, #0xa7                  	// #167
    21f8:	bl	0 <__assert_fail>
    21fc:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2200:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2204:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2208:	add	x3, x3, #0x0
    220c:	add	x1, x1, #0x0
    2210:	add	x0, x0, #0x0
    2214:	mov	w2, #0x43                  	// #67
    2218:	bl	0 <__assert_fail>
    221c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2220:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2224:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2228:	add	x3, x3, #0x0
    222c:	add	x1, x1, #0x0
    2230:	add	x0, x0, #0x0
    2234:	mov	w2, #0x95                  	// #149
    2238:	bl	0 <__assert_fail>
    223c:	nop

0000000000002240 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE>:
    2240:	stp	x29, x30, [sp, #-32]!
    2244:	mov	x29, sp
    2248:	str	x19, [sp, #16]
    224c:	mov	x19, x0
    2250:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    2254:	ldr	w1, [x19, #192]
    2258:	cmp	x1, w0, uxtw
    225c:	b.ls	2278 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE+0x38>  // b.plast
    2260:	mov	w2, w0
    2264:	ldr	x0, [x19, #184]
    2268:	ldr	x19, [sp, #16]
    226c:	ldp	x29, x30, [sp], #32
    2270:	ldr	x0, [x0, x2, lsl #3]
    2274:	ret
    2278:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    227c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2280:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2284:	add	x3, x3, #0x0
    2288:	add	x1, x1, #0x0
    228c:	add	x0, x0, #0x0
    2290:	mov	w2, #0x95                  	// #149
    2294:	bl	0 <__assert_fail>

0000000000002298 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE>:
    2298:	stp	x29, x30, [sp, #-416]!
    229c:	mov	x29, sp
    22a0:	stp	x21, x22, [sp, #32]
    22a4:	mov	x22, x1
    22a8:	ldr	x1, [x2]
    22ac:	stp	x19, x20, [sp, #16]
    22b0:	mov	x19, x0
    22b4:	stp	x23, x24, [sp, #48]
    22b8:	mov	x20, x2
    22bc:	mov	x23, x3
    22c0:	ldr	x21, [x1]
    22c4:	str	x25, [sp, #64]
    22c8:	mov	x0, #0x0                   	// #0
    22cc:	cbz	x21, 22d8 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x40>
    22d0:	mov	x0, x21
    22d4:	bl	0 <strlen>
    22d8:	ldr	x24, [x20, #8]
    22dc:	stp	x21, x0, [sp, #88]
    22e0:	mov	x4, #0x0                   	// #0
    22e4:	cbz	x24, 22f4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x5c>
    22e8:	mov	x0, x24
    22ec:	bl	0 <strlen>
    22f0:	mov	x4, x0
    22f4:	add	x3, sp, #0x58
    22f8:	add	x2, sp, #0x68
    22fc:	mov	w6, #0x505                 	// #1285
    2300:	mov	x5, #0x10000000000         	// #1099511627776
    2304:	add	x1, sp, #0x90
    2308:	add	x0, sp, #0x78
    230c:	add	x25, x1, #0x10
    2310:	stp	x24, x4, [sp, #104]
    2314:	stp	x3, x2, [sp, #120]
    2318:	strh	w6, [sp, #136]
    231c:	stp	x25, x5, [sp, #144]
    2320:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    2324:	ldr	w2, [sp, #152]
    2328:	ldr	x1, [sp, #144]
    232c:	mov	x0, x19
    2330:	bl	28 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>
    2334:	mov	x21, x0
    2338:	ldr	x1, [sp, #144]
    233c:	cmp	x1, x25
    2340:	b.eq	234c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xb4>  // b.none
    2344:	mov	x0, x1
    2348:	bl	0 <free>
    234c:	ldr	x24, [x20, #8]
    2350:	mov	x2, #0x0                   	// #0
    2354:	ldr	x25, [x19, #184]
    2358:	cbz	x24, 2368 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xd0>
    235c:	mov	x0, x24
    2360:	bl	0 <strlen>
    2364:	mov	x2, x0
    2368:	mov	x1, x24
    236c:	mov	x0, x25
    2370:	mov	x24, #0x0                   	// #0
    2374:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    2378:	mov	w25, w0
    237c:	cbz	x21, 238c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xf4>
    2380:	mov	x0, x21
    2384:	bl	0 <strlen>
    2388:	mov	x24, x0
    238c:	mov	x0, #0x58                  	// #88
    2390:	bl	0 <_Znwm>
    2394:	mov	x1, x20
    2398:	mov	x6, x22
    239c:	mov	x20, x0
    23a0:	mov	w5, w25
    23a4:	mov	x3, x21
    23a8:	mov	x4, x24
    23ac:	mov	x2, x23
    23b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    23b4:	ldp	w1, w0, [x19, #200]
    23b8:	cmp	w1, w0
    23bc:	b.cs	2408 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x170>  // b.hs, b.nlast
    23c0:	ldr	x4, [x19, #192]
    23c4:	mov	w3, w1
    23c8:	add	x2, x3, #0x1
    23cc:	cmp	x2, w0, uxtw
    23d0:	str	x20, [x4, x3, lsl #3]
    23d4:	b.hi	241c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x184>  // b.pmore
    23d8:	add	w1, w1, #0x1
    23dc:	str	w1, [x19, #200]
    23e0:	cbz	w1, 243c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x1a4>
    23e4:	ldr	x0, [x19, #192]
    23e8:	ldp	x19, x20, [sp, #16]
    23ec:	add	x2, x0, x2, lsl #3
    23f0:	ldp	x21, x22, [sp, #32]
    23f4:	ldur	x0, [x2, #-8]
    23f8:	ldp	x23, x24, [sp, #48]
    23fc:	ldr	x25, [sp, #64]
    2400:	ldp	x29, x30, [sp], #416
    2404:	ret
    2408:	add	x0, x19, #0xc0
    240c:	mov	x1, #0x0                   	// #0
    2410:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2414:	ldp	w1, w0, [x19, #200]
    2418:	b	23c0 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x128>
    241c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2420:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2424:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2428:	add	x3, x3, #0x0
    242c:	add	x1, x1, #0x0
    2430:	add	x0, x0, #0x0
    2434:	mov	w2, #0x43                  	// #67
    2438:	bl	0 <__assert_fail>
    243c:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2440:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2444:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2448:	add	x3, x3, #0x0
    244c:	add	x1, x1, #0x0
    2450:	add	x0, x0, #0x0
    2454:	mov	w2, #0xa7                  	// #167
    2458:	bl	0 <__assert_fail>
    245c:	nop

0000000000002460 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    2460:	stp	x29, x30, [sp, #-416]!
    2464:	mov	x29, sp
    2468:	stp	x19, x20, [sp, #16]
    246c:	mov	x19, x0
    2470:	mov	x20, x2
    2474:	ldr	x0, [x0, #184]
    2478:	mov	x2, x5
    247c:	stp	x21, x22, [sp, #32]
    2480:	stp	x23, x24, [sp, #48]
    2484:	mov	x23, x1
    2488:	mov	x24, x3
    248c:	mov	x1, x4
    2490:	stp	x25, x26, [sp, #64]
    2494:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    2498:	ldr	x1, [x20]
    249c:	mov	w21, w0
    24a0:	mov	x2, #0x0                   	// #0
    24a4:	ldr	x22, [x1]
    24a8:	cbz	x22, 24b8 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x58>
    24ac:	mov	x0, x22
    24b0:	bl	0 <strlen>
    24b4:	mov	x2, x0
    24b8:	ldr	x25, [x20, #8]
    24bc:	stp	x22, x2, [sp, #88]
    24c0:	mov	x4, #0x0                   	// #0
    24c4:	cbz	x25, 24d4 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x74>
    24c8:	mov	x0, x25
    24cc:	bl	0 <strlen>
    24d0:	mov	x4, x0
    24d4:	add	x3, sp, #0x58
    24d8:	add	x2, sp, #0x68
    24dc:	mov	w6, #0x505                 	// #1285
    24e0:	mov	x5, #0x10000000000         	// #1099511627776
    24e4:	add	x1, sp, #0x90
    24e8:	add	x0, sp, #0x78
    24ec:	add	x26, x1, #0x10
    24f0:	stp	x25, x4, [sp, #104]
    24f4:	stp	x3, x2, [sp, #120]
    24f8:	strh	w6, [sp, #136]
    24fc:	stp	x26, x5, [sp, #144]
    2500:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    2504:	ldr	w2, [sp, #152]
    2508:	ldr	x1, [sp, #144]
    250c:	mov	x0, x19
    2510:	bl	28 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>
    2514:	mov	x22, x0
    2518:	ldr	x1, [sp, #144]
    251c:	cmp	x1, x26
    2520:	b.eq	252c <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xcc>  // b.none
    2524:	mov	x0, x1
    2528:	bl	0 <free>
    252c:	ldr	x0, [x19, #184]
    2530:	mov	w1, w21
    2534:	ldr	w2, [x0, #192]
    2538:	cmp	x2, w21, uxtw
    253c:	b.ls	2610 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1b0>  // b.plast
    2540:	ldr	x0, [x0, #184]
    2544:	mov	x25, #0x0                   	// #0
    2548:	ldr	x26, [x0, x1, lsl #3]
    254c:	cbz	x22, 255c <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xfc>
    2550:	mov	x0, x22
    2554:	bl	0 <strlen>
    2558:	mov	x25, x0
    255c:	mov	x0, #0x58                  	// #88
    2560:	bl	0 <_Znwm>
    2564:	mov	w5, w21
    2568:	mov	x1, x20
    256c:	mov	x21, x0
    2570:	mov	x7, x23
    2574:	mov	x6, x26
    2578:	mov	x3, x22
    257c:	mov	x4, x25
    2580:	mov	x2, x24
    2584:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    2588:	ldp	w1, w0, [x19, #200]
    258c:	cmp	w1, w0
    2590:	b.cs	25dc <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x17c>  // b.hs, b.nlast
    2594:	ldr	x4, [x19, #192]
    2598:	mov	w3, w1
    259c:	add	x2, x3, #0x1
    25a0:	cmp	x2, w0, uxtw
    25a4:	str	x21, [x4, x3, lsl #3]
    25a8:	b.hi	25f0 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x190>  // b.pmore
    25ac:	add	w1, w1, #0x1
    25b0:	str	w1, [x19, #200]
    25b4:	cbz	w1, 2630 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1d0>
    25b8:	ldr	x0, [x19, #192]
    25bc:	ldp	x19, x20, [sp, #16]
    25c0:	add	x2, x0, x2, lsl #3
    25c4:	ldp	x21, x22, [sp, #32]
    25c8:	ldur	x0, [x2, #-8]
    25cc:	ldp	x23, x24, [sp, #48]
    25d0:	ldp	x25, x26, [sp, #64]
    25d4:	ldp	x29, x30, [sp], #416
    25d8:	ret
    25dc:	add	x0, x19, #0xc0
    25e0:	mov	x1, #0x0                   	// #0
    25e4:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    25e8:	ldp	w1, w0, [x19, #200]
    25ec:	b	2594 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x134>
    25f0:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    25f4:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    25f8:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    25fc:	add	x3, x3, #0x0
    2600:	add	x1, x1, #0x0
    2604:	add	x0, x0, #0x0
    2608:	mov	w2, #0x43                  	// #67
    260c:	bl	0 <__assert_fail>
    2610:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2614:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2618:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    261c:	add	x3, x3, #0x0
    2620:	add	x1, x1, #0x0
    2624:	add	x0, x0, #0x0
    2628:	mov	w2, #0x95                  	// #149
    262c:	bl	0 <__assert_fail>
    2630:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2634:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2638:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    263c:	add	x3, x3, #0x0
    2640:	add	x1, x1, #0x0
    2644:	add	x0, x0, #0x0
    2648:	mov	w2, #0xa7                  	// #167
    264c:	bl	0 <__assert_fail>

0000000000002650 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    2650:	stp	x29, x30, [sp, #-464]!
    2654:	mov	x29, sp
    2658:	stp	x19, x20, [sp, #16]
    265c:	stp	x21, x22, [sp, #32]
    2660:	stp	x23, x24, [sp, #48]
    2664:	stp	x25, x26, [sp, #64]
    2668:	str	x3, [sp, #104]
    266c:	stp	x4, x5, [sp, #112]
    2670:	ldr	x21, [x0, #184]
    2674:	str	x27, [sp, #80]
    2678:	cbz	x2, 2854 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x204>
    267c:	mov	x20, x2
    2680:	mov	x19, x0
    2684:	mov	x23, x1
    2688:	mov	x2, #0x0                   	// #0
    268c:	ldr	x26, [x20, #8]
    2690:	cbz	x26, 26a0 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x50>
    2694:	mov	x0, x26
    2698:	bl	0 <strlen>
    269c:	mov	x2, x0
    26a0:	add	x1, sp, #0x70
    26a4:	mov	w3, #0x505                 	// #1285
    26a8:	add	x22, sp, #0xc0
    26ac:	add	x25, sp, #0xa8
    26b0:	mov	x0, x25
    26b4:	mov	x8, x22
    26b8:	add	x24, sp, #0x98
    26bc:	stp	x26, x2, [sp, #152]
    26c0:	stp	x24, x1, [sp, #168]
    26c4:	strh	w3, [sp, #184]
    26c8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    26cc:	ldp	x1, x2, [sp, #192]
    26d0:	mov	x0, x21
    26d4:	bl	1e38 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    26d8:	mov	w21, w0
    26dc:	ldr	x1, [sp, #192]
    26e0:	add	x2, x22, #0x10
    26e4:	cmp	x1, x2
    26e8:	b.eq	26f4 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xa4>  // b.none
    26ec:	mov	x0, x1
    26f0:	bl	0 <_ZdlPv>
    26f4:	ldr	x1, [x20]
    26f8:	mov	x0, #0x0                   	// #0
    26fc:	ldr	x26, [x1]
    2700:	cbz	x26, 270c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xbc>
    2704:	mov	x0, x26
    2708:	bl	0 <strlen>
    270c:	ldr	x27, [x20, #8]
    2710:	stp	x26, x0, [sp, #136]
    2714:	mov	x2, #0x0                   	// #0
    2718:	cbz	x27, 2728 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xd8>
    271c:	mov	x0, x27
    2720:	bl	0 <strlen>
    2724:	mov	x2, x0
    2728:	add	x3, sp, #0x88
    272c:	mov	w5, #0x505                 	// #1285
    2730:	mov	x4, #0x10000000000         	// #1099511627776
    2734:	mov	x0, x25
    2738:	mov	x1, x22
    273c:	add	x25, x22, #0x10
    2740:	stp	x27, x2, [sp, #152]
    2744:	stp	x3, x24, [sp, #168]
    2748:	strh	w5, [sp, #184]
    274c:	stp	x25, x4, [sp, #192]
    2750:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    2754:	ldr	w2, [sp, #200]
    2758:	ldr	x1, [sp, #192]
    275c:	mov	x0, x19
    2760:	bl	28 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>
    2764:	mov	x22, x0
    2768:	ldr	x1, [sp, #192]
    276c:	cmp	x1, x25
    2770:	b.eq	277c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x12c>  // b.none
    2774:	mov	x0, x1
    2778:	bl	0 <free>
    277c:	ldr	x1, [x19, #184]
    2780:	mov	w2, w21
    2784:	ldr	w0, [x1, #192]
    2788:	cmp	x0, w21, uxtw
    278c:	b.ls	2898 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x248>  // b.plast
    2790:	ldr	x0, [x20, #8]
    2794:	ldr	x1, [x1, #184]
    2798:	ldr	x25, [x1, x2, lsl #3]
    279c:	cbz	x0, 27a8 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x158>
    27a0:	bl	0 <strlen>
    27a4:	add	x25, x25, x0
    27a8:	mov	x24, #0x0                   	// #0
    27ac:	cbz	x22, 27bc <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x16c>
    27b0:	mov	x0, x22
    27b4:	bl	0 <strlen>
    27b8:	mov	x24, x0
    27bc:	mov	x0, #0x58                  	// #88
    27c0:	bl	0 <_Znwm>
    27c4:	ldr	x2, [sp, #104]
    27c8:	mov	w5, w21
    27cc:	mov	x1, x20
    27d0:	mov	x21, x0
    27d4:	mov	x7, x23
    27d8:	mov	x6, x25
    27dc:	mov	x3, x22
    27e0:	mov	x4, x24
    27e4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    27e8:	ldp	w1, w0, [x19, #200]
    27ec:	cmp	w1, w0
    27f0:	b.cs	2840 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1f0>  // b.hs, b.nlast
    27f4:	ldr	x4, [x19, #192]
    27f8:	mov	w3, w1
    27fc:	add	x2, x3, #0x1
    2800:	cmp	x2, w0, uxtw
    2804:	str	x21, [x4, x3, lsl #3]
    2808:	b.hi	2878 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x228>  // b.pmore
    280c:	add	w1, w1, #0x1
    2810:	str	w1, [x19, #200]
    2814:	cbz	w1, 2858 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x208>
    2818:	ldr	x0, [x19, #192]
    281c:	ldp	x19, x20, [sp, #16]
    2820:	add	x2, x0, x2, lsl #3
    2824:	ldp	x21, x22, [sp, #32]
    2828:	ldur	x0, [x2, #-8]
    282c:	ldp	x23, x24, [sp, #48]
    2830:	ldp	x25, x26, [sp, #64]
    2834:	ldr	x27, [sp, #80]
    2838:	ldp	x29, x30, [sp], #464
    283c:	ret
    2840:	add	x0, x19, #0xc0
    2844:	mov	x1, #0x0                   	// #0
    2848:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    284c:	ldp	w1, w0, [x19, #200]
    2850:	b	27f4 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1a4>
    2854:	bl	0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2858:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    285c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2860:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2864:	add	x3, x3, #0x0
    2868:	add	x1, x1, #0x0
    286c:	add	x0, x0, #0x0
    2870:	mov	w2, #0xa7                  	// #167
    2874:	bl	0 <__assert_fail>
    2878:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    287c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2880:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    2884:	add	x3, x3, #0x0
    2888:	add	x1, x1, #0x0
    288c:	add	x0, x0, #0x0
    2890:	mov	w2, #0x43                  	// #67
    2894:	bl	0 <__assert_fail>
    2898:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    289c:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    28a0:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
    28a4:	add	x3, x3, #0x0
    28a8:	add	x1, x1, #0x0
    28ac:	add	x0, x0, #0x0
    28b0:	mov	w2, #0x95                  	// #149
    28b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv>:
   0:	ldr	w0, [x0, #352]
   4:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>:
   0:	ldr	x0, [x0, #184]
   4:	ldr	w0, [x0, #352]
   8:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	ldr	w2, [x0, #192]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	1c <_ZNK4llvm3opt12InputArgList12getArgStringEj+0x1c>  // b.plast
   c:	ldr	x0, [x0, #184]
  10:	mov	w3, w1
  14:	ldr	x0, [x0, x3, lsl #3]
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	adrp	x3, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  24:	adrp	x1, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  28:	mov	x29, sp
  2c:	adrp	x0, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  30:	add	x3, x3, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x0, x0, #0x0
  3c:	mov	w2, #0x95                  	// #149
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>:
   0:	ldr	x0, [x0, #184]
   4:	ldr	w2, [x0, #192]
   8:	cmp	x2, w1, uxtw
   c:	b.ls	20 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj+0x20>  // b.plast
  10:	ldr	x0, [x0, #184]
  14:	mov	w3, w1
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  28:	adrp	x1, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x95                  	// #149
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	cbz	x1, 74 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x74>
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #8]
  1c:	cbz	x0, 54 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x54>
  20:	ldrh	w1, [x1, #42]
  24:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  28:	stp	x0, x1, [sp, #32]
  2c:	cbz	x0, 44 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x44>
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret
  44:	ldp	x0, x1, [x19]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  58:	adrp	x1, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  60:	add	x3, x3, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x0, x0, #0x0
  6c:	mov	w2, #0x6f                  	// #111
  70:	bl	0 <__assert_fail>
  74:	adrp	x3, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  78:	adrp	x1, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  7c:	adrp	x0, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x6e                  	// #110
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-336]!
   4:	mov	x2, #0x10000000000         	// #1099511627776
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	add	x19, sp, #0x40
  18:	mov	x0, x1
  1c:	add	x1, x19, #0x10
  20:	stp	x1, x2, [sp, #64]
  24:	ldr	x1, [x20]
  28:	str	x21, [sp, #32]
  2c:	ldrb	w2, [x0, #17]
  30:	cmp	w2, #0x1
  34:	ldr	x21, [x1, #16]
  38:	b.ne	7c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x7c>  // b.any
  3c:	ldrb	w1, [x0, #16]
  40:	cmp	w1, #0x1
  44:	b.eq	c4 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0xc4>  // b.none
  48:	sub	w2, w1, #0x3
  4c:	and	w2, w2, #0xff
  50:	cmp	w2, #0x3
  54:	b.hi	7c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x7c>  // b.pmore
  58:	cmp	w1, #0x4
  5c:	b.eq	70 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x70>  // b.none
  60:	b.ls	e8 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0xe8>  // b.plast
  64:	cmp	w1, #0x5
  68:	b.ne	d0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0xd0>  // b.any
  6c:	nop
  70:	ldr	x0, [x0]
  74:	ldp	x1, x2, [x0]
  78:	b	8c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x8c>
  7c:	mov	x1, x19
  80:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  84:	ldr	w2, [sp, #72]
  88:	ldr	x1, [sp, #64]
  8c:	mov	x0, x20
  90:	blr	x21
  94:	add	x19, x19, #0x10
  98:	ldr	x1, [sp, #64]
  9c:	mov	x20, x0
  a0:	cmp	x1, x19
  a4:	b.eq	b0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0xb0>  // b.none
  a8:	mov	x0, x1
  ac:	bl	0 <free>
  b0:	mov	x0, x20
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x21, [sp, #32]
  bc:	ldp	x29, x30, [sp], #336
  c0:	ret
  c4:	mov	x2, #0x0                   	// #0
  c8:	mov	x1, #0x0                   	// #0
  cc:	b	8c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x8c>
  d0:	cmp	w1, #0x6
  d4:	b.ne	114 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x114>  // b.any
  d8:	ldr	x0, [x0]
  dc:	ldr	w2, [x0, #8]
  e0:	ldr	x1, [x0]
  e4:	b	8c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x8c>
  e8:	cmp	w1, #0x3
  ec:	b.ne	114 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x114>  // b.any
  f0:	ldr	x1, [x0]
  f4:	mov	x2, #0x0                   	// #0
  f8:	cbz	x1, 8c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x8c>
  fc:	mov	x0, x1
 100:	str	x1, [sp, #56]
 104:	bl	0 <strlen>
 108:	mov	x2, x0
 10c:	ldr	x1, [sp, #56]
 110:	b	8c <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x8c>
 114:	adrp	x1, 0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
 118:	adrp	x0, 0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
 11c:	add	x1, x1, #0x0
 120:	add	x0, x0, #0x0
 124:	mov	w2, #0x1ba                 	// #442
 128:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x1
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	stp	x23, x24, [sp, #48]
  20:	cmp	x1, x0
  24:	str	x1, [sp, #72]
  28:	b.hi	150 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x150>  // b.pmore
  2c:	ldr	w2, [x21, #12]
  30:	mov	x3, #0xffffffff            	// #4294967295
  34:	str	x3, [sp, #88]
  38:	add	x2, x2, #0x2
  3c:	orr	x2, x2, x2, lsr #1
  40:	orr	x2, x2, x2, lsr #2
  44:	orr	x2, x2, x2, lsr #4
  48:	orr	x2, x2, x2, lsr #8
  4c:	orr	x1, x2, x2, lsr #16
  50:	orr	x2, x1, x2, lsr #32
  54:	add	x2, x2, #0x1
  58:	cmp	x2, x19
  5c:	csel	x1, x2, x19, cs  // cs = hs, nlast
  60:	cmp	x1, x3
  64:	b.hi	120 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x120>  // b.pmore
  68:	mov	w23, w1
  6c:	lsl	x0, x1, #3
  70:	str	x1, [sp, #80]
  74:	bl	0 <malloc>
  78:	mov	x24, x0
  7c:	cbz	x0, 138 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x138>
  80:	ldr	w0, [x21, #8]
  84:	ldr	x1, [x21]
  88:	lsl	x0, x0, #3
  8c:	add	x19, x1, x0
  90:	cmp	x1, x19
  94:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xf0>  // b.none
  98:	mov	x2, x24
  9c:	nop
  a0:	ldr	x3, [x1]
  a4:	str	xzr, [x1], #8
  a8:	str	x3, [x2], #8
  ac:	cmp	x19, x1
  b0:	b.ne	a0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xa0>  // b.any
  b4:	ldr	x22, [x21]
  b8:	add	x19, x22, x0
  bc:	cmp	x22, x19
  c0:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xf0>  // b.none
  c4:	nop
  c8:	ldr	x20, [x19, #-8]!
  cc:	mov	x0, x20
  d0:	cbz	x20, e4 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xe4>
  d4:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  d8:	mov	x0, x20
  dc:	mov	x1, #0x58                  	// #88
  e0:	bl	0 <_ZdlPvm>
  e4:	cmp	x19, x22
  e8:	b.ne	c8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xc8>  // b.any
  ec:	ldr	x19, [x21]
  f0:	add	x0, x21, #0x10
  f4:	cmp	x19, x0
  f8:	b.eq	104 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x104>  // b.none
  fc:	mov	x0, x19
 100:	bl	0 <free>
 104:	ldp	x19, x20, [sp, #16]
 108:	str	x24, [x21]
 10c:	str	w23, [x21, #12]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #96
 11c:	ret
 120:	mov	x0, #0x7fffffff8           	// #34359738360
 124:	mov	w23, #0xffffffff            	// #-1
 128:	str	x3, [sp, #80]
 12c:	bl	0 <malloc>
 130:	mov	x24, x0
 134:	cbnz	x0, 80 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x80>
 138:	mov	x24, #0x0                   	// #0
 13c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
 140:	mov	w1, #0x1                   	// #1
 144:	add	x0, x0, #0x0
 148:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 14c:	b	80 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x80>
 150:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
 154:	mov	w1, #0x1                   	// #1
 158:	add	x0, x0, #0x0
 15c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 160:	b	2c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x2c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Option.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>:
       0:	stp	x29, x30, [sp, #-16]!
       4:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
       8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
       c:	mov	x29, sp
      10:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      14:	add	x3, x3, #0x0
      18:	add	x1, x1, #0x0
      1c:	add	x0, x0, #0x0
      20:	mov	w2, #0x58                  	// #88
      24:	bl	0 <__assert_fail>

0000000000000028 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>:
      28:	stp	x29, x30, [sp, #-16]!
      2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      30:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      34:	mov	x29, sp
      38:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      3c:	add	x3, x3, #0x0
      40:	add	x1, x1, #0x0
      44:	add	x0, x0, #0x0
      48:	mov	w2, #0x5d                  	// #93
      4c:	bl	0 <__assert_fail>

0000000000000050 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>:
      50:	stp	x29, x30, [sp, #-16]!
      54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      58:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      5c:	mov	x29, sp
      60:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      64:	add	x3, x3, #0x0
      68:	add	x1, x1, #0x0
      6c:	add	x0, x0, #0x0
      70:	mov	w2, #0x63                  	// #99
      74:	bl	0 <__assert_fail>

0000000000000078 <_ZNK4llvm3opt6Option8getGroupEv.isra.0.part.0>:
      78:	stp	x29, x30, [sp, #-16]!
      7c:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      80:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      84:	mov	x29, sp
      88:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      8c:	add	x3, x3, #0x0
      90:	add	x1, x1, #0x0
      94:	add	x0, x0, #0x0
      98:	mov	w2, #0x69                  	// #105
      9c:	bl	0 <__assert_fail>

00000000000000a0 <_ZNK4llvm3opt6Option8getAliasEv.isra.0.part.0>:
      a0:	stp	x29, x30, [sp, #-16]!
      a4:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      a8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      ac:	mov	x29, sp
      b0:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      b4:	add	x3, x3, #0x0
      b8:	add	x1, x1, #0x0
      bc:	add	x0, x0, #0x0
      c0:	mov	w2, #0x6f                  	// #111
      c4:	bl	0 <__assert_fail>

00000000000000c8 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0.part.0>:
      c8:	stp	x29, x30, [sp, #-16]!
      cc:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      d0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      d4:	mov	x29, sp
      d8:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
      dc:	add	x3, x3, #0x0
      e0:	add	x1, x1, #0x0
      e4:	add	x0, x0, #0x0
      e8:	mov	w2, #0x77                  	// #119
      ec:	bl	0 <__assert_fail>

00000000000000f0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>:
      f0:	stp	x29, x30, [sp, #-32]!
      f4:	mov	x29, sp
      f8:	str	x19, [sp, #16]
      fc:	mov	x19, x0
     100:	stp	x1, x2, [x0]
     104:	cbz	x1, 1b0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xc0>
     108:	mov	x0, x2
     10c:	cbz	x2, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xec>
     110:	ldrh	w1, [x1, #42]
     114:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     118:	ldr	x1, [x19]
     11c:	cbz	x0, 154 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x64>
     120:	cbz	x1, 1e4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xf4>
     124:	ldr	x0, [x19, #8]
     128:	cbz	x0, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xec>
     12c:	ldrh	w1, [x1, #42]
     130:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     134:	mov	x2, x0
     138:	mov	x0, x1
     13c:	cbz	x2, 1e4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xf4>
     140:	cbz	x1, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xec>
     144:	ldrh	w1, [x2, #42]
     148:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     14c:	cbnz	x0, 248 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x158>
     150:	ldr	x1, [x19]
     154:	cbz	x1, 1b0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xc0>
     158:	ldr	x0, [x1, #48]
     15c:	cbz	x0, 1b0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xc0>
     160:	ldrb	w0, [x0]
     164:	cbz	w0, 204 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x114>
     168:	ldr	x0, [x19, #8]
     16c:	cbz	x0, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xec>
     170:	ldrh	w1, [x1, #42]
     174:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     178:	cbz	x0, 208 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x118>
     17c:	ldr	x1, [x19]
     180:	cbz	x1, 1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xf0>
     184:	ldrb	w0, [x1, #36]
     188:	cmp	w0, #0x3
     18c:	b.ne	228 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x138>  // b.any
     190:	ldr	x0, [x19, #8]
     194:	cbz	x0, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xec>
     198:	ldrh	w1, [x1, #42]
     19c:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     1a0:	cbz	x0, 1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xf0>
     1a4:	ldrb	w0, [x0, #36]
     1a8:	cmp	w0, #0x3
     1ac:	b.eq	1bc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xcc>  // b.none
     1b0:	ldr	x19, [sp, #16]
     1b4:	ldp	x29, x30, [sp], #32
     1b8:	ret
     1bc:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1c0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1c4:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1c8:	add	x3, x3, #0x0
     1cc:	add	x1, x1, #0x0
     1d0:	add	x0, x0, #0x0
     1d4:	mov	w2, #0x24                  	// #36
     1d8:	bl	0 <__assert_fail>
     1dc:	bl	a0 <_ZNK4llvm3opt6Option8getAliasEv.isra.0.part.0>
     1e0:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
     1e4:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1e8:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1ec:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     1f0:	add	x3, x3, #0x0
     1f4:	add	x1, x1, #0x0
     1f8:	add	x0, x0, #0x0
     1fc:	mov	w2, #0x6e                  	// #110
     200:	bl	0 <__assert_fail>
     204:	bl	c8 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0.part.0>
     208:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     20c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     210:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     214:	add	x3, x3, #0x0
     218:	add	x1, x1, #0x0
     21c:	add	x0, x0, #0x0
     220:	mov	w2, #0x22                  	// #34
     224:	bl	0 <__assert_fail>
     228:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     22c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     230:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     234:	add	x3, x3, #0x0
     238:	add	x1, x1, #0x0
     23c:	add	x0, x0, #0x0
     240:	mov	w2, #0x23                  	// #35
     244:	bl	0 <__assert_fail>
     248:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     24c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     250:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     254:	add	x3, x3, #0x0
     258:	add	x1, x1, #0x0
     25c:	add	x0, x0, #0x0
     260:	mov	w2, #0x1e                  	// #30
     264:	bl	0 <__assert_fail>

0000000000000268 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>:
     268:	stp	x29, x30, [sp, #-128]!
     26c:	mov	x29, sp
     270:	stp	x19, x20, [sp, #16]
     274:	mov	x19, x1
     278:	stp	x23, x24, [sp, #48]
     27c:	mov	x23, x0
     280:	ldr	x1, [x1, #16]
     284:	stp	x21, x22, [sp, #32]
     288:	ldr	x0, [x19, #24]
     28c:	cmp	x1, x0
     290:	b.eq	784 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x51c>  // b.none
     294:	mov	w1, #0x3c                  	// #60
     298:	strb	w1, [x0]
     29c:	ldr	x0, [x19, #24]
     2a0:	add	x0, x0, #0x1
     2a4:	str	x0, [x19, #24]
     2a8:	ldr	x3, [x23]
     2ac:	cbz	x3, b00 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x898>
     2b0:	ldp	x1, x2, [x19, #16]
     2b4:	ldrb	w0, [x3, #36]
     2b8:	cmp	w0, #0x6
     2bc:	sub	x1, x1, x2
     2c0:	b.eq	960 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x6f8>  // b.none
     2c4:	b.ls	314 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xac>  // b.plast
     2c8:	cmp	w0, #0xa
     2cc:	b.eq	43c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1d4>  // b.none
     2d0:	b.ls	358 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xf0>  // b.plast
     2d4:	cmp	w0, #0xb
     2d8:	b.eq	8d4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x66c>  // b.none
     2dc:	cmp	w0, #0xc
     2e0:	b.ne	474 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x20c>  // b.any
     2e4:	cmp	x1, #0x15
     2e8:	b.ls	a58 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x7f0>  // b.plast
     2ec:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     2f0:	add	x0, x0, #0x0
     2f4:	ldp	x4, x5, [x0]
     2f8:	stp	x4, x5, [x2]
     2fc:	ldur	x0, [x0, #14]
     300:	stur	x0, [x2, #14]
     304:	ldr	x2, [x19, #24]
     308:	add	x2, x2, #0x16
     30c:	str	x2, [x19, #24]
     310:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     314:	cmp	w0, #0x3
     318:	b.eq	98c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x724>  // b.none
     31c:	b.ls	390 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x128>  // b.plast
     320:	cmp	w0, #0x4
     324:	b.eq	9bc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x754>  // b.none
     328:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     32c:	cmp	x1, #0xa
     330:	add	x0, x0, #0x0
     334:	b.ls	aac <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x844>  // b.plast
     338:	ldr	x1, [x0]
     33c:	str	x1, [x2]
     340:	ldur	w0, [x0, #7]
     344:	stur	w0, [x2, #7]
     348:	ldr	x2, [x19, #24]
     34c:	add	x2, x2, #0xb
     350:	str	x2, [x19, #24]
     354:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     358:	cmp	w0, #0x8
     35c:	b.eq	904 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x69c>  // b.none
     360:	cmp	w0, #0x9
     364:	b.ne	3d0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x168>  // b.any
     368:	cmp	x1, #0xf
     36c:	b.ls	ac8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x860>  // b.plast
     370:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     374:	add	x0, x0, #0x0
     378:	ldp	x0, x1, [x0]
     37c:	stp	x0, x1, [x2]
     380:	ldr	x2, [x19, #24]
     384:	add	x2, x2, #0x10
     388:	str	x2, [x19, #24]
     38c:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     390:	cmp	w0, #0x1
     394:	b.eq	934 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x6cc>  // b.none
     398:	cmp	w0, #0x2
     39c:	b.ne	408 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1a0>  // b.any
     3a0:	cmp	x1, #0xb
     3a4:	b.ls	ae4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x87c>  // b.plast
     3a8:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     3ac:	add	x0, x0, #0x0
     3b0:	ldr	x1, [x0]
     3b4:	str	x1, [x2]
     3b8:	ldr	w0, [x0, #8]
     3bc:	str	w0, [x2, #8]
     3c0:	ldr	x2, [x19, #24]
     3c4:	add	x2, x2, #0xc
     3c8:	str	x2, [x19, #24]
     3cc:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     3d0:	cmp	w0, #0x7
     3d4:	b.ne	474 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x20c>  // b.any
     3d8:	cmp	x1, #0x11
     3dc:	b.ls	a74 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x80c>  // b.plast
     3e0:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     3e4:	add	x0, x0, #0x0
     3e8:	ldp	x4, x5, [x0]
     3ec:	stp	x4, x5, [x2]
     3f0:	ldrh	w0, [x0, #16]
     3f4:	strh	w0, [x2, #16]
     3f8:	ldr	x2, [x19, #24]
     3fc:	add	x2, x2, #0x12
     400:	str	x2, [x19, #24]
     404:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     408:	cbnz	w0, 474 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x20c>
     40c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     410:	cmp	x1, #0x9
     414:	add	x0, x0, #0x0
     418:	b.ls	a90 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x828>  // b.plast
     41c:	ldr	x1, [x0]
     420:	str	x1, [x2]
     424:	ldrh	w0, [x0, #8]
     428:	strh	w0, [x2, #8]
     42c:	ldr	x2, [x19, #24]
     430:	add	x2, x2, #0xa
     434:	str	x2, [x19, #24]
     438:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     43c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     440:	cmp	x1, #0xc
     444:	add	x0, x0, #0x0
     448:	b.ls	a3c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x7d4>  // b.plast
     44c:	ldr	x1, [x0]
     450:	str	x1, [x2]
     454:	ldur	x0, [x0, #5]
     458:	stur	x0, [x2, #5]
     45c:	ldr	x2, [x19, #24]
     460:	add	x2, x2, #0xd
     464:	str	x2, [x19, #24]
     468:	ldr	x1, [x19, #16]
     46c:	ldr	x3, [x23]
     470:	sub	x1, x1, x2
     474:	ldr	x0, [x3]
     478:	cbz	x0, 5b8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x350>
     47c:	cmp	x1, #0xa
     480:	b.ls	82c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x5c4>  // b.plast
     484:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     488:	add	x0, x0, #0x0
     48c:	ldr	x1, [x0]
     490:	str	x1, [x2]
     494:	ldur	w0, [x0, #7]
     498:	stur	w0, [x2, #7]
     49c:	ldr	x0, [x19, #24]
     4a0:	add	x0, x0, #0xb
     4a4:	str	x0, [x19, #24]
     4a8:	ldr	x1, [x23]
     4ac:	ldr	x22, [x1]
     4b0:	ldr	x1, [x22]
     4b4:	cbz	x1, 594 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x32c>
     4b8:	adrp	x24, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     4bc:	add	x24, x24, #0x0
     4c0:	stp	x25, x26, [sp, #64]
     4c4:	adrp	x25, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     4c8:	mov	w26, #0x22                  	// #34
     4cc:	add	x25, x25, #0x0
     4d0:	str	x27, [sp, #80]
     4d4:	b	56c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x304>
     4d8:	add	x1, x0, #0x1
     4dc:	mov	x20, x19
     4e0:	str	x1, [x19, #24]
     4e4:	strb	w26, [x0]
     4e8:	ldr	x27, [x22]
     4ec:	cbz	x27, 528 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2c0>
     4f0:	mov	x0, x27
     4f4:	bl	0 <strlen>
     4f8:	mov	x21, x0
     4fc:	ldp	x1, x0, [x20, #16]
     500:	sub	x1, x1, x0
     504:	cmp	x21, x1
     508:	b.hi	888 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x620>  // b.pmore
     50c:	cbz	x21, 528 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2c0>
     510:	mov	x1, x27
     514:	mov	x2, x21
     518:	bl	0 <memcpy>
     51c:	ldr	x0, [x20, #24]
     520:	add	x0, x0, x21
     524:	str	x0, [x20, #24]
     528:	ldr	x0, [x22, #8]
     52c:	cmp	x0, #0x0
     530:	csel	x27, x24, x25, eq  // eq = none
     534:	mov	x0, x27
     538:	bl	0 <strlen>
     53c:	mov	x21, x0
     540:	ldp	x2, x0, [x20, #16]
     544:	sub	x2, x2, x0
     548:	cmp	x2, x21
     54c:	b.cs	8a0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x638>  // b.hs, b.nlast
     550:	mov	x2, x21
     554:	mov	x1, x27
     558:	mov	x0, x20
     55c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     560:	ldr	x1, [x22, #8]!
     564:	ldr	x0, [x19, #24]
     568:	cbz	x1, 58c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x324>
     56c:	ldr	x1, [x19, #16]
     570:	cmp	x1, x0
     574:	b.hi	4d8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x270>  // b.pmore
     578:	mov	x0, x19
     57c:	mov	w1, #0x22                  	// #34
     580:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     584:	mov	x20, x0
     588:	b	4e8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x280>
     58c:	ldp	x25, x26, [sp, #64]
     590:	ldr	x27, [sp, #80]
     594:	ldr	x1, [x19, #16]
     598:	cmp	x0, x1
     59c:	b.cs	8bc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x654>  // b.hs, b.nlast
     5a0:	add	x1, x0, #0x1
     5a4:	str	x1, [x19, #24]
     5a8:	mov	w1, #0x5d                  	// #93
     5ac:	strb	w1, [x0]
     5b0:	ldp	x1, x2, [x19, #16]
     5b4:	sub	x1, x1, x2
     5b8:	cmp	x1, #0x6
     5bc:	b.ls	79c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x534>  // b.plast
     5c0:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     5c4:	add	x0, x0, #0x0
     5c8:	mov	x20, x19
     5cc:	ldr	w1, [x0]
     5d0:	ldur	w0, [x0, #3]
     5d4:	str	w1, [x2]
     5d8:	stur	w0, [x2, #3]
     5dc:	ldr	x0, [x19, #24]
     5e0:	add	x0, x0, #0x7
     5e4:	str	x0, [x19, #24]
     5e8:	ldr	x0, [x23]
     5ec:	cbz	x0, b0c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x8a4>
     5f0:	ldr	x22, [x0, #8]
     5f4:	cbz	x22, 65c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x3f4>
     5f8:	mov	x0, x22
     5fc:	bl	0 <strlen>
     600:	mov	x21, x0
     604:	ldp	x2, x0, [x20, #16]
     608:	sub	x1, x2, x0
     60c:	cmp	x1, x21
     610:	b.cc	648 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x3e0>  // b.lo, b.ul, b.last
     614:	cbz	x21, 660 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x3f8>
     618:	mov	x1, x22
     61c:	mov	x2, x21
     620:	bl	0 <memcpy>
     624:	ldp	x2, x1, [x20, #16]
     628:	add	x0, x1, x21
     62c:	str	x0, [x20, #24]
     630:	cmp	x2, x0
     634:	b.hi	668 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x400>  // b.pmore
     638:	mov	x0, x20
     63c:	mov	w1, #0x22                  	// #34
     640:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     644:	b	678 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x410>
     648:	mov	x0, x20
     64c:	mov	x2, x21
     650:	mov	x1, x22
     654:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     658:	mov	x20, x0
     65c:	ldp	x2, x0, [x20, #16]
     660:	cmp	x2, x0
     664:	b.ls	638 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x3d0>  // b.plast
     668:	add	x1, x0, #0x1
     66c:	str	x1, [x20, #24]
     670:	mov	w1, #0x22                  	// #34
     674:	strb	w1, [x0]
     678:	ldr	x1, [x23]
     67c:	cbz	x1, b18 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x8b0>
     680:	ldr	x0, [x23, #8]
     684:	cbz	x0, b40 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x8d8>
     688:	ldrh	w1, [x1, #40]
     68c:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     690:	stp	x0, x1, [sp, #96]
     694:	cbz	x0, 6d8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x470>
     698:	ldp	x0, x1, [x19, #16]
     69c:	sub	x0, x0, x1
     6a0:	cmp	x0, #0x6
     6a4:	b.ls	814 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x5ac>  // b.plast
     6a8:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     6ac:	add	x0, x0, #0x0
     6b0:	ldr	w2, [x0]
     6b4:	ldur	w0, [x0, #3]
     6b8:	str	w2, [x1]
     6bc:	stur	w0, [x1, #3]
     6c0:	ldr	x0, [x19, #24]
     6c4:	add	x0, x0, #0x7
     6c8:	str	x0, [x19, #24]
     6cc:	mov	x1, x19
     6d0:	add	x0, sp, #0x60
     6d4:	bl	268 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     6d8:	ldr	x1, [x23]
     6dc:	cbz	x1, b58 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x8f0>
     6e0:	ldr	x0, [x23, #8]
     6e4:	cbz	x0, b4c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x8e4>
     6e8:	ldrh	w1, [x1, #42]
     6ec:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     6f0:	stp	x0, x1, [sp, #112]
     6f4:	cbz	x0, 738 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x4d0>
     6f8:	ldp	x0, x1, [x19, #16]
     6fc:	sub	x0, x0, x1
     700:	cmp	x0, #0x6
     704:	b.ls	848 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x5e0>  // b.plast
     708:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     70c:	add	x0, x0, #0x0
     710:	ldr	w2, [x0]
     714:	ldur	w0, [x0, #3]
     718:	str	w2, [x1]
     71c:	stur	w0, [x1, #3]
     720:	ldr	x0, [x19, #24]
     724:	add	x0, x0, #0x7
     728:	str	x0, [x19, #24]
     72c:	mov	x1, x19
     730:	add	x0, sp, #0x70
     734:	bl	268 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     738:	ldr	x1, [x23]
     73c:	cbz	x1, b00 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x898>
     740:	ldp	x0, x2, [x19, #16]
     744:	ldrb	w1, [x1, #36]
     748:	cmp	w1, #0xa
     74c:	sub	x0, x0, x2
     750:	b.eq	7e0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x578>  // b.none
     754:	cmp	x0, #0x1
     758:	b.ls	7b8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x550>  // b.plast
     75c:	mov	w0, #0xa3e                 	// #2622
     760:	strh	w0, [x2]
     764:	ldr	x0, [x19, #24]
     768:	ldp	x21, x22, [sp, #32]
     76c:	add	x0, x0, #0x2
     770:	str	x0, [x19, #24]
     774:	ldp	x19, x20, [sp, #16]
     778:	ldp	x23, x24, [sp, #48]
     77c:	ldp	x29, x30, [sp], #128
     780:	ret
     784:	mov	x0, x19
     788:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     78c:	mov	x2, #0x1                   	// #1
     790:	add	x1, x1, #0x0
     794:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     798:	b	2a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x40>
     79c:	mov	x0, x19
     7a0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     7a4:	mov	x2, #0x7                   	// #7
     7a8:	add	x1, x1, #0x0
     7ac:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     7b0:	mov	x20, x0
     7b4:	b	5e8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x380>
     7b8:	mov	x0, x19
     7bc:	mov	x2, #0x2                   	// #2
     7c0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     7c4:	add	x1, x1, #0x0
     7c8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     7cc:	ldp	x19, x20, [sp, #16]
     7d0:	ldp	x21, x22, [sp, #32]
     7d4:	ldp	x23, x24, [sp, #48]
     7d8:	ldp	x29, x30, [sp], #128
     7dc:	ret
     7e0:	cmp	x0, #0x8
     7e4:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     7e8:	b.ls	860 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x5f8>  // b.plast
     7ec:	add	x1, x1, #0x0
     7f0:	mov	x0, x19
     7f4:	ldr	x3, [x1]
     7f8:	str	x3, [x2]
     7fc:	ldrb	w1, [x1, #8]
     800:	strb	w1, [x2, #8]
     804:	ldr	x1, [x19, #24]
     808:	add	x1, x1, #0x9
     80c:	str	x1, [x19, #24]
     810:	b	870 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x608>
     814:	mov	x0, x19
     818:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     81c:	mov	x2, #0x7                   	// #7
     820:	add	x1, x1, #0x0
     824:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     828:	b	6cc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x464>
     82c:	mov	x0, x19
     830:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     834:	mov	x2, #0xb                   	// #11
     838:	add	x1, x1, #0x0
     83c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     840:	ldr	x0, [x19, #24]
     844:	b	4a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x240>
     848:	mov	x0, x19
     84c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     850:	mov	x2, #0x7                   	// #7
     854:	add	x1, x1, #0x0
     858:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     85c:	b	72c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x4c4>
     860:	add	x1, x1, #0x0
     864:	mov	x0, x19
     868:	mov	x2, #0x9                   	// #9
     86c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     870:	ldr	x1, [x23]
     874:	ldrb	w1, [x1, #37]
     878:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     87c:	ldp	x0, x2, [x19, #16]
     880:	sub	x0, x0, x2
     884:	b	754 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x4ec>
     888:	mov	x0, x20
     88c:	mov	x2, x21
     890:	mov	x1, x27
     894:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     898:	mov	x20, x0
     89c:	b	528 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2c0>
     8a0:	mov	x1, x27
     8a4:	mov	x2, x21
     8a8:	bl	0 <memcpy>
     8ac:	ldr	x0, [x20, #24]
     8b0:	add	x0, x0, x21
     8b4:	str	x0, [x20, #24]
     8b8:	b	560 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2f8>
     8bc:	mov	w1, #0x5d                  	// #93
     8c0:	mov	x0, x19
     8c4:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     8c8:	ldp	x1, x2, [x19, #16]
     8cc:	sub	x1, x1, x2
     8d0:	b	5b8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x350>
     8d4:	cmp	x1, #0x14
     8d8:	b.ls	9e8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x780>  // b.plast
     8dc:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     8e0:	add	x0, x0, #0x0
     8e4:	ldp	x4, x5, [x0]
     8e8:	stp	x4, x5, [x2]
     8ec:	ldur	x0, [x0, #13]
     8f0:	stur	x0, [x2, #13]
     8f4:	ldr	x2, [x19, #24]
     8f8:	add	x2, x2, #0x15
     8fc:	str	x2, [x19, #24]
     900:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     904:	cmp	x1, #0x17
     908:	b.ls	a20 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x7b8>  // b.plast
     90c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     910:	add	x0, x0, #0x0
     914:	ldp	x4, x5, [x0]
     918:	stp	x4, x5, [x2]
     91c:	ldr	x0, [x0, #16]
     920:	str	x0, [x2, #16]
     924:	ldr	x2, [x19, #24]
     928:	add	x2, x2, #0x18
     92c:	str	x2, [x19, #24]
     930:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     934:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     938:	cmp	x1, #0x9
     93c:	add	x0, x0, #0x0
     940:	b.hi	41c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1b4>  // b.pmore
     944:	mov	x2, #0xa                   	// #10
     948:	mov	x0, x19
     94c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     950:	add	x1, x1, #0x0
     954:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     958:	ldr	x2, [x19, #24]
     95c:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     960:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     964:	cmp	x1, #0xc
     968:	add	x0, x0, #0x0
     96c:	b.hi	44c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1e4>  // b.pmore
     970:	mov	x2, #0xd                   	// #13
     974:	mov	x0, x19
     978:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     97c:	add	x1, x1, #0x0
     980:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     984:	ldr	x2, [x19, #24]
     988:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     98c:	cmp	x1, #0x8
     990:	b.ls	a04 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x79c>  // b.plast
     994:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     998:	add	x0, x0, #0x0
     99c:	ldr	x1, [x0]
     9a0:	str	x1, [x2]
     9a4:	ldrb	w0, [x0, #8]
     9a8:	strb	w0, [x2, #8]
     9ac:	ldr	x2, [x19, #24]
     9b0:	add	x2, x2, #0x9
     9b4:	str	x2, [x19, #24]
     9b8:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     9bc:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     9c0:	cmp	x1, #0xa
     9c4:	add	x0, x0, #0x0
     9c8:	b.hi	338 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xd0>  // b.pmore
     9cc:	mov	x2, #0xb                   	// #11
     9d0:	mov	x0, x19
     9d4:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     9d8:	add	x1, x1, #0x0
     9dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     9e0:	ldr	x2, [x19, #24]
     9e4:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     9e8:	mov	x2, #0x15                  	// #21
     9ec:	mov	x0, x19
     9f0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     9f4:	add	x1, x1, #0x0
     9f8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     9fc:	ldr	x2, [x19, #24]
     a00:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a04:	mov	x2, #0x9                   	// #9
     a08:	mov	x0, x19
     a0c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a10:	add	x1, x1, #0x0
     a14:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a18:	ldr	x2, [x19, #24]
     a1c:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a20:	mov	x2, #0x18                  	// #24
     a24:	mov	x0, x19
     a28:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a2c:	add	x1, x1, #0x0
     a30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a34:	ldr	x2, [x19, #24]
     a38:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a3c:	mov	x2, #0xd                   	// #13
     a40:	mov	x0, x19
     a44:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a48:	add	x1, x1, #0x0
     a4c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a50:	ldr	x2, [x19, #24]
     a54:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a58:	mov	x2, #0x16                  	// #22
     a5c:	mov	x0, x19
     a60:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a64:	add	x1, x1, #0x0
     a68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a6c:	ldr	x2, [x19, #24]
     a70:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a74:	mov	x2, #0x12                  	// #18
     a78:	mov	x0, x19
     a7c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a80:	add	x1, x1, #0x0
     a84:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a88:	ldr	x2, [x19, #24]
     a8c:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     a90:	mov	x2, #0xa                   	// #10
     a94:	mov	x0, x19
     a98:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     a9c:	add	x1, x1, #0x0
     aa0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     aa4:	ldr	x2, [x19, #24]
     aa8:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     aac:	mov	x2, #0xb                   	// #11
     ab0:	mov	x0, x19
     ab4:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     ab8:	add	x1, x1, #0x0
     abc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ac0:	ldr	x2, [x19, #24]
     ac4:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     ac8:	mov	x2, #0x10                  	// #16
     acc:	mov	x0, x19
     ad0:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     ad4:	add	x1, x1, #0x0
     ad8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     adc:	ldr	x2, [x19, #24]
     ae0:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     ae4:	mov	x2, #0xc                   	// #12
     ae8:	mov	x0, x19
     aec:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     af0:	add	x1, x1, #0x0
     af4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     af8:	ldr	x2, [x19, #24]
     afc:	b	468 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     b00:	stp	x25, x26, [sp, #64]
     b04:	str	x27, [sp, #80]
     b08:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
     b0c:	stp	x25, x26, [sp, #64]
     b10:	str	x27, [sp, #80]
     b14:	bl	50 <_ZNK4llvm3opt6Option7getNameEv.isra.0.part.0>
     b18:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b1c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b20:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b24:	add	x3, x3, #0x0
     b28:	add	x1, x1, #0x0
     b2c:	add	x0, x0, #0x0
     b30:	mov	w2, #0x68                  	// #104
     b34:	stp	x25, x26, [sp, #64]
     b38:	str	x27, [sp, #80]
     b3c:	bl	0 <__assert_fail>
     b40:	stp	x25, x26, [sp, #64]
     b44:	str	x27, [sp, #80]
     b48:	bl	78 <_ZNK4llvm3opt6Option8getGroupEv.isra.0.part.0>
     b4c:	stp	x25, x26, [sp, #64]
     b50:	str	x27, [sp, #80]
     b54:	bl	a0 <_ZNK4llvm3opt6Option8getAliasEv.isra.0.part.0>
     b58:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b5c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b60:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     b64:	add	x3, x3, #0x0
     b68:	add	x1, x1, #0x0
     b6c:	add	x0, x0, #0x0
     b70:	mov	w2, #0x6e                  	// #110
     b74:	stp	x25, x26, [sp, #64]
     b78:	str	x27, [sp, #80]
     b7c:	bl	0 <__assert_fail>

0000000000000b80 <_ZNK4llvm3opt6Option4dumpEv>:
     b80:	stp	x29, x30, [sp, #-32]!
     b84:	mov	x29, sp
     b88:	str	x19, [sp, #16]
     b8c:	mov	x19, x0
     b90:	bl	0 <_ZN4llvm4dbgsEv>
     b94:	mov	x1, x0
     b98:	mov	x0, x19
     b9c:	ldr	x19, [sp, #16]
     ba0:	ldp	x29, x30, [sp], #32
     ba4:	b	268 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>

0000000000000ba8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>:
     ba8:	stp	x29, x30, [sp, #-64]!
     bac:	mov	x29, sp
     bb0:	stp	x19, x20, [sp, #16]
     bb4:	mov	w20, w1
     bb8:	ldr	x1, [x0]
     bbc:	cbz	x1, c58 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xb0>
     bc0:	mov	x19, x0
     bc4:	ldr	x0, [x0, #8]
     bc8:	cbz	x0, c78 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xd0>
     bcc:	ldrh	w1, [x1, #42]
     bd0:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     bd4:	stp	x0, x1, [sp, #32]
     bd8:	cbz	x0, bf8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x50>
     bdc:	mov	w1, w20
     be0:	add	x0, sp, #0x20
     be4:	bl	ba8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     be8:	and	w0, w0, #0xff
     bec:	ldp	x19, x20, [sp, #16]
     bf0:	ldp	x29, x30, [sp], #64
     bf4:	ret
     bf8:	ldr	x1, [x19]
     bfc:	cbz	x1, c7c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xd4>
     c00:	ldr	w0, [x1, #32]
     c04:	cmp	w20, w0
     c08:	b.eq	c48 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xa0>  // b.none
     c0c:	ldr	x0, [x19, #8]
     c10:	cbz	x0, c80 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xd8>
     c14:	ldrh	w1, [x1, #40]
     c18:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     c1c:	mov	x2, x0
     c20:	stp	x2, x1, [sp, #48]
     c24:	mov	w0, #0x0                   	// #0
     c28:	cbz	x2, bec <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x44>
     c2c:	mov	w1, w20
     c30:	add	x0, sp, #0x30
     c34:	bl	ba8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     c38:	and	w0, w0, #0xff
     c3c:	ldp	x19, x20, [sp, #16]
     c40:	ldp	x29, x30, [sp], #64
     c44:	ret
     c48:	mov	w0, #0x1                   	// #1
     c4c:	ldp	x19, x20, [sp, #16]
     c50:	ldp	x29, x30, [sp], #64
     c54:	ret
     c58:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     c5c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     c60:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     c64:	add	x3, x3, #0x0
     c68:	add	x1, x1, #0x0
     c6c:	add	x0, x0, #0x0
     c70:	mov	w2, #0x6e                  	// #110
     c74:	bl	0 <__assert_fail>
     c78:	bl	a0 <_ZNK4llvm3opt6Option8getAliasEv.isra.0.part.0>
     c7c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
     c80:	bl	78 <_ZNK4llvm3opt6Option8getGroupEv.isra.0.part.0>
     c84:	nop

0000000000000c88 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>:
     c88:	sub	sp, sp, #0x80
     c8c:	stp	x29, x30, [sp, #16]
     c90:	add	x29, sp, #0x10
     c94:	stp	x21, x22, [sp, #48]
     c98:	mov	x21, x2
     c9c:	mov	w22, w3
     ca0:	ldr	x2, [x1]
     ca4:	stp	x19, x20, [sp, #32]
     ca8:	mov	x20, x1
     cac:	stp	x23, x24, [sp, #64]
     cb0:	mov	x23, x0
     cb4:	mov	x0, x1
     cb8:	ldr	w1, [x21]
     cbc:	ldr	x2, [x2]
     cc0:	blr	x2
     cc4:	ldr	x1, [x23]
     cc8:	cbz	x1, 1548 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8c0>
     ccc:	ldrb	w1, [x1, #36]
     cd0:	mov	x24, x0
     cd4:	cmp	w1, #0x8
     cd8:	b.eq	1298 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x610>  // b.none
     cdc:	b.ls	db8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x130>  // b.plast
     ce0:	cmp	w1, #0xb
     ce4:	b.eq	13ec <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x764>  // b.none
     ce8:	b.ls	ed4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x24c>  // b.plast
     cec:	cmp	w1, #0xc
     cf0:	b.ne	1504 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x87c>  // b.any
     cf4:	ldr	x1, [x20]
     cf8:	mov	x0, x20
     cfc:	ldr	w19, [x21]
     d00:	ldr	x1, [x1, #8]
     d04:	add	w19, w19, #0x2
     d08:	str	w19, [x21]
     d0c:	blr	x1
     d10:	cmp	w19, w0
     d14:	b.hi	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.pmore
     d18:	ldr	x2, [x20]
     d1c:	mov	x0, x20
     d20:	ldr	w1, [x21]
     d24:	ldr	x2, [x2]
     d28:	sub	w1, w1, #0x1
     d2c:	blr	x2
     d30:	cbz	x0, 10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>
     d34:	ldr	x2, [x20]
     d38:	stp	x25, x26, [sp, #80]
     d3c:	ldr	w1, [x21]
     d40:	mov	x0, x20
     d44:	ldr	x2, [x2]
     d48:	str	x27, [sp, #96]
     d4c:	sub	w1, w1, #0x2
     d50:	ldp	x26, x27, [x23]
     d54:	blr	x2
     d58:	ldr	x2, [x20]
     d5c:	add	x23, x0, x22
     d60:	ldr	w1, [x21]
     d64:	mov	x0, x20
     d68:	ldr	x2, [x2]
     d6c:	sub	w1, w1, #0x1
     d70:	blr	x2
     d74:	mov	x20, x0
     d78:	mov	x0, #0x58                  	// #88
     d7c:	bl	0 <_Znwm>
     d80:	str	xzr, [sp]
     d84:	mov	x1, x26
     d88:	mov	x2, x27
     d8c:	mov	x7, x20
     d90:	ldr	w5, [x21]
     d94:	mov	x6, x23
     d98:	mov	x3, x24
     d9c:	mov	x4, x22
     da0:	mov	x19, x0
     da4:	sub	w5, w5, #0x2
     da8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>
     dac:	ldp	x25, x26, [sp, #80]
     db0:	ldr	x27, [sp, #96]
     db4:	b	1098 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x410>
     db8:	cmp	w1, #0x6
     dbc:	b.eq	11ec <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x564>  // b.none
     dc0:	cmp	w1, #0x7
     dc4:	b.ne	1024 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x39c>  // b.any
     dc8:	ldr	x2, [x20]
     dcc:	mov	x0, x20
     dd0:	ldr	w1, [x21]
     dd4:	ldr	x2, [x2]
     dd8:	blr	x2
     ddc:	bl	0 <strlen>
     de0:	cmp	x22, x0
     de4:	b.ne	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.any
     de8:	stp	x25, x26, [sp, #80]
     dec:	mov	x0, #0x58                  	// #88
     df0:	ldr	w25, [x21]
     df4:	str	x27, [sp, #96]
     df8:	ldp	x26, x27, [x23]
     dfc:	add	w1, w25, #0x1
     e00:	str	w1, [x21]
     e04:	bl	0 <_Znwm>
     e08:	mov	x19, x0
     e0c:	mov	w5, w25
     e10:	add	x23, x0, #0x30
     e14:	add	x25, x0, #0x40
     e18:	mov	x1, x26
     e1c:	mov	x2, x27
     e20:	mov	x3, x24
     e24:	mov	x4, x22
     e28:	mov	x6, #0x0                   	// #0
     e2c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
     e30:	b	e58 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1d0>
     e34:	ldr	x0, [x19, #48]
     e38:	str	x22, [x0, w1, uxtw #3]
     e3c:	ldp	w0, w2, [x19, #56]
     e40:	mov	w1, w0
     e44:	add	x1, x1, #0x1
     e48:	cmp	x1, x2
     e4c:	b.hi	1528 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8a0>  // b.pmore
     e50:	add	w0, w0, #0x1
     e54:	str	w0, [x19, #56]
     e58:	ldr	x1, [x20]
     e5c:	mov	x0, x20
     e60:	ldr	w22, [x21]
     e64:	ldr	x1, [x1, #8]
     e68:	blr	x1
     e6c:	cmp	w22, w0
     e70:	b.cs	10d4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x44c>  // b.hs, b.nlast
     e74:	ldr	x2, [x20]
     e78:	mov	x0, x20
     e7c:	ldr	w1, [x21]
     e80:	ldr	x2, [x2]
     e84:	blr	x2
     e88:	cbz	x0, 10d4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x44c>
     e8c:	ldr	x2, [x20]
     e90:	mov	x0, x20
     e94:	ldr	w1, [x21]
     e98:	ldr	x2, [x2]
     e9c:	add	w3, w1, #0x1
     ea0:	str	w3, [x21]
     ea4:	blr	x2
     ea8:	mov	x22, x0
     eac:	ldp	w1, w0, [x19, #56]
     eb0:	cmp	w1, w0
     eb4:	b.cc	e34 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1ac>  // b.lo, b.ul, b.last
     eb8:	mov	x1, x25
     ebc:	mov	x0, x23
     ec0:	mov	x3, #0x8                   	// #8
     ec4:	mov	x2, #0x0                   	// #0
     ec8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     ecc:	ldr	w1, [x19, #56]
     ed0:	b	e34 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x1ac>
     ed4:	cmp	w1, #0x9
     ed8:	b.eq	10f8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x470>  // b.none
     edc:	cmp	w1, #0xa
     ee0:	b.ne	1504 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x87c>  // b.any
     ee4:	ldr	x2, [x20]
     ee8:	mov	x0, x20
     eec:	ldr	w1, [x21]
     ef0:	ldr	x2, [x2]
     ef4:	blr	x2
     ef8:	bl	0 <strlen>
     efc:	cmp	x22, x0
     f00:	b.ne	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.any
     f04:	ldr	x2, [x23]
     f08:	mov	x0, x20
     f0c:	ldr	x1, [x20]
     f10:	ldrb	w19, [x2, #37]
     f14:	ldr	w2, [x21]
     f18:	ldr	x1, [x1, #8]
     f1c:	add	w19, w19, w2
     f20:	add	w19, w19, #0x1
     f24:	str	w19, [x21]
     f28:	blr	x1
     f2c:	cmp	w19, w0
     f30:	b.hi	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.pmore
     f34:	ldr	x2, [x20]
     f38:	stp	x25, x26, [sp, #80]
     f3c:	ldr	w25, [x21]
     f40:	ldr	x1, [x23]
     f44:	mov	x0, x20
     f48:	ldr	x4, [x2]
     f4c:	ldp	x2, x3, [x23]
     f50:	stp	x2, x3, [sp, #112]
     f54:	ldrb	w1, [x1, #37]
     f58:	sub	w25, w25, w1
     f5c:	mov	w1, w25
     f60:	blr	x4
     f64:	mov	x26, x0
     f68:	mov	x0, #0x58                  	// #88
     f6c:	bl	0 <_Znwm>
     f70:	mov	x19, x0
     f74:	ldp	x2, x3, [sp, #112]
     f78:	sub	w5, w25, #0x1
     f7c:	mov	x6, x26
     f80:	mov	x4, x22
     f84:	mov	x7, #0x0                   	// #0
     f88:	mov	x1, x2
     f8c:	mov	x2, x3
     f90:	mov	x3, x24
     f94:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     f98:	ldr	x0, [x23]
     f9c:	ldrb	w2, [x0, #37]
     fa0:	cmp	w2, #0x1
     fa4:	b.eq	101c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x394>  // b.none
     fa8:	add	x25, x19, #0x30
     fac:	add	x24, x19, #0x40
     fb0:	mov	w22, #0x1                   	// #1
     fb4:	nop
     fb8:	ldr	x3, [x20]
     fbc:	mov	x0, x20
     fc0:	ldr	w1, [x21]
     fc4:	ldr	x3, [x3]
     fc8:	sub	w1, w1, w2
     fcc:	add	w1, w1, w22
     fd0:	blr	x3
     fd4:	mov	x26, x0
     fd8:	ldp	w1, w0, [x19, #56]
     fdc:	cmp	w1, w0
     fe0:	b.cs	14cc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x844>  // b.hs, b.nlast
     fe4:	ldr	x0, [x19, #48]
     fe8:	str	x26, [x0, w1, uxtw #3]
     fec:	ldp	w0, w2, [x19, #56]
     ff0:	mov	w1, w0
     ff4:	add	x1, x1, #0x1
     ff8:	cmp	x1, x2
     ffc:	b.hi	1524 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x89c>  // b.pmore
    1000:	ldr	x1, [x23]
    1004:	add	w0, w0, #0x1
    1008:	str	w0, [x19, #56]
    100c:	add	w22, w22, #0x1
    1010:	ldrb	w2, [x1, #37]
    1014:	cmp	w22, w2
    1018:	b.ne	fb8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x330>  // b.any
    101c:	ldp	x25, x26, [sp, #80]
    1020:	b	1098 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x410>
    1024:	cmp	w1, #0x3
    1028:	b.eq	1418 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x790>  // b.none
    102c:	stp	x25, x26, [sp, #80]
    1030:	cmp	w1, #0x4
    1034:	str	x27, [sp, #96]
    1038:	b.ne	150c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x884>  // b.any
    103c:	ldr	x2, [x20]
    1040:	mov	x0, x20
    1044:	ldr	w1, [x21]
    1048:	ldr	x2, [x2]
    104c:	blr	x2
    1050:	add	x20, x0, x22
    1054:	ldp	x26, x27, [x23]
    1058:	mov	x0, #0x58                  	// #88
    105c:	ldr	w23, [x21]
    1060:	add	w1, w23, #0x1
    1064:	str	w1, [x21]
    1068:	bl	0 <_Znwm>
    106c:	mov	x6, x20
    1070:	mov	w5, w23
    1074:	mov	x1, x26
    1078:	mov	x2, x27
    107c:	mov	x3, x24
    1080:	mov	x4, x22
    1084:	mov	x19, x0
    1088:	mov	x7, #0x0                   	// #0
    108c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    1090:	ldp	x25, x26, [sp, #80]
    1094:	ldr	x27, [sp, #96]
    1098:	mov	x0, x19
    109c:	ldp	x29, x30, [sp, #16]
    10a0:	ldp	x19, x20, [sp, #32]
    10a4:	ldp	x21, x22, [sp, #48]
    10a8:	ldp	x23, x24, [sp, #64]
    10ac:	add	sp, sp, #0x80
    10b0:	ret
    10b4:	mov	x19, #0x0                   	// #0
    10b8:	mov	x0, x19
    10bc:	ldp	x29, x30, [sp, #16]
    10c0:	ldp	x19, x20, [sp, #32]
    10c4:	ldp	x21, x22, [sp, #48]
    10c8:	ldp	x23, x24, [sp, #64]
    10cc:	add	sp, sp, #0x80
    10d0:	ret
    10d4:	mov	x0, x19
    10d8:	ldp	x29, x30, [sp, #16]
    10dc:	ldp	x19, x20, [sp, #32]
    10e0:	ldp	x21, x22, [sp, #48]
    10e4:	ldp	x23, x24, [sp, #64]
    10e8:	ldp	x25, x26, [sp, #80]
    10ec:	ldr	x27, [sp, #96]
    10f0:	add	sp, sp, #0x80
    10f4:	ret
    10f8:	ldr	x2, [x20]
    10fc:	stp	x25, x26, [sp, #80]
    1100:	ldr	w1, [x21]
    1104:	mov	x0, x20
    1108:	ldr	x2, [x2]
    110c:	blr	x2
    1110:	ldr	w26, [x21]
    1114:	ldp	x2, x3, [x23]
    1118:	add	x25, x0, x22
    111c:	add	w0, w26, #0x1
    1120:	str	w0, [x21]
    1124:	mov	x0, #0x58                  	// #88
    1128:	stp	x2, x3, [sp, #112]
    112c:	mov	x20, x25
    1130:	bl	0 <_Znwm>
    1134:	mov	x19, x0
    1138:	ldp	x2, x3, [sp, #112]
    113c:	mov	w5, w26
    1140:	add	x23, x0, #0x30
    1144:	add	x26, x0, #0x40
    1148:	mov	x4, x22
    114c:	mov	x6, #0x0                   	// #0
    1150:	mov	x1, x2
    1154:	mov	x2, x3
    1158:	mov	x3, x24
    115c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1160:	ldrb	w21, [x20]
    1164:	cmp	w21, #0x2c
    1168:	ccmp	w21, #0x0, #0x4, ne  // ne = any
    116c:	b.eq	1184 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4fc>  // b.none
    1170:	ldrb	w21, [x20, #1]
    1174:	add	x20, x20, #0x1
    1178:	cmp	w21, #0x2c
    117c:	ccmp	w21, #0x0, #0x4, ne  // ne = any
    1180:	b.ne	1170 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4e8>  // b.any
    1184:	cmp	x20, x25
    1188:	b.eq	11dc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x554>  // b.none
    118c:	sub	x24, x20, x25
    1190:	add	x0, x24, #0x1
    1194:	bl	0 <_Znam>
    1198:	mov	x22, x0
    119c:	mov	x1, x25
    11a0:	mov	x2, x24
    11a4:	bl	0 <memcpy>
    11a8:	ldp	w0, w1, [x19, #56]
    11ac:	strb	wzr, [x22, x24]
    11b0:	cmp	w0, w1
    11b4:	b.cs	14b0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x828>  // b.hs, b.nlast
    11b8:	ldr	x1, [x19, #48]
    11bc:	str	x22, [x1, w0, uxtw #3]
    11c0:	ldp	w0, w2, [x19, #56]
    11c4:	mov	w1, w0
    11c8:	add	x1, x1, #0x1
    11cc:	cmp	x1, x2
    11d0:	b.hi	1524 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x89c>  // b.pmore
    11d4:	add	w0, w0, #0x1
    11d8:	str	w0, [x19, #56]
    11dc:	cbz	w21, 1484 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7fc>
    11e0:	add	x20, x20, #0x1
    11e4:	mov	x25, x20
    11e8:	b	1160 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4d8>
    11ec:	ldr	x2, [x20]
    11f0:	mov	x0, x20
    11f4:	ldr	w1, [x21]
    11f8:	ldr	x2, [x2]
    11fc:	blr	x2
    1200:	bl	0 <strlen>
    1204:	cmp	x22, x0
    1208:	b.ne	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.any
    120c:	ldr	x1, [x20]
    1210:	mov	x0, x20
    1214:	ldr	w19, [x21]
    1218:	ldr	x1, [x1, #8]
    121c:	add	w19, w19, #0x2
    1220:	str	w19, [x21]
    1224:	blr	x1
    1228:	cmp	w19, w0
    122c:	b.hi	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.pmore
    1230:	ldr	x2, [x20]
    1234:	mov	x0, x20
    1238:	ldr	w1, [x21]
    123c:	ldr	x2, [x2]
    1240:	sub	w1, w1, #0x1
    1244:	blr	x2
    1248:	cbz	x0, 10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>
    124c:	ldr	x2, [x20]
    1250:	stp	x25, x26, [sp, #80]
    1254:	ldr	w1, [x21]
    1258:	mov	x0, x20
    125c:	ldr	x2, [x2]
    1260:	sub	w1, w1, #0x1
    1264:	str	x27, [sp, #96]
    1268:	ldp	x26, x27, [x23]
    126c:	blr	x2
    1270:	mov	x20, x0
    1274:	mov	x0, #0x58                  	// #88
    1278:	bl	0 <_Znwm>
    127c:	ldr	w5, [x21]
    1280:	mov	x6, x20
    1284:	mov	x3, x24
    1288:	mov	x1, x26
    128c:	mov	x2, x27
    1290:	sub	w5, w5, #0x2
    1294:	b	1080 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x3f8>
    1298:	stp	x25, x26, [sp, #80]
    129c:	mov	x0, #0x58                  	// #88
    12a0:	str	x27, [sp, #96]
    12a4:	ldp	x26, x27, [x23]
    12a8:	bl	0 <_Znwm>
    12ac:	ldr	w5, [x21]
    12b0:	mov	x3, x24
    12b4:	mov	x4, x22
    12b8:	mov	x6, #0x0                   	// #0
    12bc:	mov	x19, x0
    12c0:	mov	x1, x26
    12c4:	mov	x2, x27
    12c8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    12cc:	ldr	x2, [x20]
    12d0:	mov	x0, x20
    12d4:	ldr	w1, [x21]
    12d8:	ldr	x2, [x2]
    12dc:	blr	x2
    12e0:	bl	0 <strlen>
    12e4:	cmp	x22, x0
    12e8:	b.eq	1334 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x6ac>  // b.none
    12ec:	ldr	x2, [x20]
    12f0:	mov	x0, x20
    12f4:	ldr	w1, [x21]
    12f8:	ldr	x2, [x2]
    12fc:	blr	x2
    1300:	add	x22, x0, x22
    1304:	ldp	w1, w0, [x19, #56]
    1308:	cmp	w1, w0
    130c:	b.cs	14e8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x860>  // b.hs, b.nlast
    1310:	ldr	x0, [x19, #48]
    1314:	str	x22, [x0, w1, uxtw #3]
    1318:	ldp	w0, w2, [x19, #56]
    131c:	mov	w1, w0
    1320:	add	x1, x1, #0x1
    1324:	cmp	x1, x2
    1328:	b.hi	1528 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8a0>  // b.pmore
    132c:	add	w0, w0, #0x1
    1330:	str	w0, [x19, #56]
    1334:	ldr	w22, [x21]
    1338:	add	x24, x19, #0x40
    133c:	add	x23, x19, #0x30
    1340:	add	w22, w22, #0x1
    1344:	str	w22, [x21]
    1348:	b	1374 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x6ec>
    134c:	ldr	x0, [x19, #48]
    1350:	str	x22, [x0, w1, uxtw #3]
    1354:	ldp	w0, w2, [x19, #56]
    1358:	mov	w1, w0
    135c:	add	x1, x1, #0x1
    1360:	cmp	x1, x2
    1364:	b.hi	1528 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8a0>  // b.pmore
    1368:	ldr	w22, [x21]
    136c:	add	w0, w0, #0x1
    1370:	str	w0, [x19, #56]
    1374:	ldr	x1, [x20]
    1378:	mov	x0, x20
    137c:	ldr	x1, [x1, #8]
    1380:	blr	x1
    1384:	cmp	w0, w22
    1388:	b.ls	10d4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x44c>  // b.plast
    138c:	ldr	x2, [x20]
    1390:	mov	x0, x20
    1394:	ldr	w1, [x21]
    1398:	ldr	x2, [x2]
    139c:	blr	x2
    13a0:	cbz	x0, 10d4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x44c>
    13a4:	ldr	x2, [x20]
    13a8:	mov	x0, x20
    13ac:	ldr	w1, [x21]
    13b0:	ldr	x2, [x2]
    13b4:	add	w3, w1, #0x1
    13b8:	str	w3, [x21]
    13bc:	blr	x2
    13c0:	mov	x22, x0
    13c4:	ldp	w1, w0, [x19, #56]
    13c8:	cmp	w1, w0
    13cc:	b.cc	134c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x6c4>  // b.lo, b.ul, b.last
    13d0:	mov	x1, x24
    13d4:	mov	x0, x23
    13d8:	mov	x3, #0x8                   	// #8
    13dc:	mov	x2, #0x0                   	// #0
    13e0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    13e4:	ldr	w1, [x19, #56]
    13e8:	b	134c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x6c4>
    13ec:	ldr	x2, [x20]
    13f0:	mov	x0, x20
    13f4:	ldr	w1, [x21]
    13f8:	ldr	x2, [x2]
    13fc:	blr	x2
    1400:	bl	0 <strlen>
    1404:	cmp	x22, x0
    1408:	b.eq	120c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x584>  // b.none
    140c:	stp	x25, x26, [sp, #80]
    1410:	str	x27, [sp, #96]
    1414:	b	103c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x3b4>
    1418:	ldr	x2, [x20]
    141c:	mov	x0, x20
    1420:	ldr	w1, [x21]
    1424:	ldr	x2, [x2]
    1428:	blr	x2
    142c:	bl	0 <strlen>
    1430:	cmp	x22, x0
    1434:	b.ne	10b4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x42c>  // b.any
    1438:	ldr	w20, [x21]
    143c:	mov	x0, #0x58                  	// #88
    1440:	stp	x25, x26, [sp, #80]
    1444:	add	w1, w20, #0x1
    1448:	str	x27, [sp, #96]
    144c:	ldp	x26, x27, [x23]
    1450:	str	w1, [x21]
    1454:	bl	0 <_Znwm>
    1458:	mov	x19, x0
    145c:	mov	w5, w20
    1460:	mov	x3, x24
    1464:	mov	x4, x22
    1468:	mov	x6, #0x0                   	// #0
    146c:	mov	x1, x26
    1470:	mov	x2, x27
    1474:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1478:	ldp	x25, x26, [sp, #80]
    147c:	ldr	x27, [sp, #96]
    1480:	b	1098 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x410>
    1484:	ldrb	w0, [x19, #44]
    1488:	orr	w0, w0, #0x2
    148c:	strb	w0, [x19, #44]
    1490:	mov	x0, x19
    1494:	ldp	x29, x30, [sp, #16]
    1498:	ldp	x19, x20, [sp, #32]
    149c:	ldp	x21, x22, [sp, #48]
    14a0:	ldp	x23, x24, [sp, #64]
    14a4:	ldp	x25, x26, [sp, #80]
    14a8:	add	sp, sp, #0x80
    14ac:	ret
    14b0:	mov	x0, x23
    14b4:	mov	x1, x26
    14b8:	mov	x3, #0x8                   	// #8
    14bc:	mov	x2, #0x0                   	// #0
    14c0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    14c4:	ldr	w0, [x19, #56]
    14c8:	b	11b8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x530>
    14cc:	mov	x1, x24
    14d0:	mov	x0, x25
    14d4:	mov	x3, #0x8                   	// #8
    14d8:	mov	x2, #0x0                   	// #0
    14dc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    14e0:	ldr	w1, [x19, #56]
    14e4:	b	fe4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x35c>
    14e8:	add	x1, x19, #0x40
    14ec:	add	x0, x19, #0x30
    14f0:	mov	x3, #0x8                   	// #8
    14f4:	mov	x2, #0x0                   	// #0
    14f8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    14fc:	ldr	w1, [x19, #56]
    1500:	b	1310 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x688>
    1504:	stp	x25, x26, [sp, #80]
    1508:	str	x27, [sp, #96]
    150c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1510:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1514:	add	x1, x1, #0x0
    1518:	add	x0, x0, #0x0
    151c:	mov	w2, #0xe5                  	// #229
    1520:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1524:	str	x27, [sp, #96]
    1528:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    152c:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1530:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1534:	add	x3, x3, #0x0
    1538:	add	x1, x1, #0x0
    153c:	add	x0, x0, #0x0
    1540:	mov	w2, #0x43                  	// #67
    1544:	bl	0 <__assert_fail>
    1548:	stp	x25, x26, [sp, #80]
    154c:	str	x27, [sp, #96]
    1550:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
    1554:	nop

0000000000001558 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>:
    1558:	stp	x29, x30, [sp, #-432]!
    155c:	mov	x29, sp
    1560:	stp	x19, x20, [sp, #16]
    1564:	mov	x20, x1
    1568:	stp	x21, x22, [sp, #32]
    156c:	stp	x23, x24, [sp, #48]
    1570:	mov	x23, x0
    1574:	bl	c88 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>
    1578:	mov	x21, x0
    157c:	cbz	x0, 17f0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x298>
    1580:	ldr	x1, [x23]
    1584:	cbz	x1, 195c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x404>
    1588:	ldr	x0, [x23, #8]
    158c:	cbz	x0, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    1590:	ldrh	w1, [x1, #42]
    1594:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1598:	mov	x19, x0
    159c:	cbz	x0, 1808 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b0>
    15a0:	mov	x22, x1
    15a4:	cbz	x1, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    15a8:	ldrh	w1, [x0, #42]
    15ac:	mov	x0, x22
    15b0:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    15b4:	mov	x24, x0
    15b8:	cbz	x0, 1640 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xe8>
    15bc:	mov	x22, x1
    15c0:	cbz	x1, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    15c4:	ldrh	w1, [x0, #42]
    15c8:	mov	x0, x22
    15cc:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    15d0:	mov	x19, x0
    15d4:	cbz	x0, 1860 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x308>
    15d8:	mov	x22, x1
    15dc:	cbz	x1, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    15e0:	ldrh	w1, [x0, #42]
    15e4:	mov	x0, x22
    15e8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    15ec:	mov	x24, x0
    15f0:	cbz	x0, 1640 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xe8>
    15f4:	mov	x22, x1
    15f8:	cbz	x1, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    15fc:	ldrh	w1, [x0, #42]
    1600:	mov	x0, x22
    1604:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1608:	mov	x19, x0
    160c:	cbz	x0, 1860 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x308>
    1610:	mov	x22, x1
    1614:	cbz	x1, 1910 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3b8>
    1618:	ldrh	w1, [x0, #42]
    161c:	mov	x0, x22
    1620:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1624:	stp	x0, x1, [sp, #160]
    1628:	cbz	x0, 1640 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xe8>
    162c:	add	x0, sp, #0xa0
    1630:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1634:	mov	x19, x0
    1638:	mov	x22, x1
    163c:	nop
    1640:	ldr	x0, [x23]
    1644:	cbz	x0, 1904 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3ac>
    1648:	ldr	w0, [x0, #32]
    164c:	cbz	x19, 1904 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3ac>
    1650:	ldr	w1, [x19, #32]
    1654:	cmp	w1, w0
    1658:	b.eq	17f0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x298>  // b.none
    165c:	ldr	x1, [x19]
    1660:	stp	x25, x26, [sp, #64]
    1664:	mov	x0, #0x0                   	// #0
    1668:	ldr	x25, [x1]
    166c:	cbz	x25, 1678 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x120>
    1670:	mov	x0, x25
    1674:	bl	0 <strlen>
    1678:	ldr	x24, [x19, #8]
    167c:	stp	x25, x0, [sp, #104]
    1680:	mov	x2, #0x0                   	// #0
    1684:	cbz	x24, 1694 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x13c>
    1688:	mov	x0, x24
    168c:	bl	0 <strlen>
    1690:	mov	x2, x0
    1694:	ldr	x5, [x20]
    1698:	add	x1, sp, #0xa0
    169c:	add	x4, sp, #0x68
    16a0:	add	x3, sp, #0x78
    16a4:	add	x25, x1, #0x10
    16a8:	mov	w7, #0x505                 	// #1285
    16ac:	mov	x6, #0x10000000000         	// #1099511627776
    16b0:	stp	x25, x6, [sp, #160]
    16b4:	add	x0, sp, #0x88
    16b8:	stp	x24, x2, [sp, #120]
    16bc:	str	x4, [sp, #136]
    16c0:	str	x3, [sp, #144]
    16c4:	strh	w7, [sp, #152]
    16c8:	ldr	x24, [x5, #16]
    16cc:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
    16d0:	ldr	w2, [sp, #168]
    16d4:	mov	x0, x20
    16d8:	ldr	x1, [sp, #160]
    16dc:	blr	x24
    16e0:	mov	x24, x0
    16e4:	ldr	x1, [sp, #160]
    16e8:	cmp	x1, x25
    16ec:	b.eq	16f8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1a0>  // b.none
    16f0:	mov	x0, x1
    16f4:	bl	0 <free>
    16f8:	mov	x25, #0x0                   	// #0
    16fc:	cbz	x24, 170c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1b4>
    1700:	mov	x0, x24
    1704:	bl	0 <strlen>
    1708:	mov	x25, x0
    170c:	ldr	w26, [x21, #40]
    1710:	mov	x0, #0x58                  	// #88
    1714:	bl	0 <_Znwm>
    1718:	mov	x20, x0
    171c:	mov	x2, x22
    1720:	mov	w5, w26
    1724:	mov	x3, x24
    1728:	mov	x4, x25
    172c:	mov	x1, x19
    1730:	mov	x6, #0x0                   	// #0
    1734:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1738:	ldr	x22, [x20, #80]
    173c:	str	x21, [x20, #80]
    1740:	cbz	x22, 1758 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x200>
    1744:	mov	x0, x22
    1748:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    174c:	mov	x0, x22
    1750:	mov	x1, #0x58                  	// #88
    1754:	bl	0 <_ZdlPvm>
    1758:	ldr	x0, [x23]
    175c:	cbz	x0, 1984 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x42c>
    1760:	ldrb	w1, [x0, #36]
    1764:	cmp	w1, #0x3
    1768:	b.ne	1814 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2bc>  // b.any
    176c:	ldr	x22, [x0, #48]
    1770:	cbz	x22, 1888 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x330>
    1774:	str	x27, [sp, #80]
    1778:	ldrb	w0, [x22]
    177c:	cbz	w0, 1900 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3a8>
    1780:	ldp	w21, w27, [x20, #56]
    1784:	add	x25, x20, #0x30
    1788:	add	x24, x20, #0x40
    178c:	nop
    1790:	cmp	w21, w27
    1794:	b.cs	186c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x314>  // b.hs, b.nlast
    1798:	ldr	x0, [x20, #48]
    179c:	str	x22, [x0, w21, uxtw #3]
    17a0:	ldp	w21, w26, [x20, #56]
    17a4:	mov	w0, w21
    17a8:	mov	w27, w26
    17ac:	add	x0, x0, #0x1
    17b0:	cmp	x0, w26, uxtw
    17b4:	b.hi	193c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3e4>  // b.pmore
    17b8:	add	w21, w21, #0x1
    17bc:	str	w21, [x20, #56]
    17c0:	mov	x0, x22
    17c4:	bl	0 <strlen>
    17c8:	add	x0, x0, #0x1
    17cc:	add	x22, x22, x0
    17d0:	ldrb	w0, [x22]
    17d4:	cbnz	w0, 1790 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x238>
    17d8:	ldrb	w0, [x19, #36]
    17dc:	mov	x21, x20
    17e0:	cmp	w0, #0x4
    17e4:	b.eq	18e8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x390>  // b.none
    17e8:	ldp	x25, x26, [sp, #64]
    17ec:	ldr	x27, [sp, #80]
    17f0:	mov	x0, x21
    17f4:	ldp	x19, x20, [sp, #16]
    17f8:	ldp	x21, x22, [sp, #32]
    17fc:	ldp	x23, x24, [sp, #48]
    1800:	ldp	x29, x30, [sp], #432
    1804:	ret
    1808:	ldp	x19, x22, [x23]
    180c:	mov	x0, x19
    1810:	b	1644 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xec>
    1814:	add	x1, x21, #0x30
    1818:	add	x0, x20, #0x30
    181c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1820:	ldrb	w0, [x21, #44]
    1824:	ldrb	w1, [x20, #44]
    1828:	ubfx	x0, x0, #1, #1
    182c:	bfi	w1, w0, #1, #1
    1830:	strb	w1, [x20, #44]
    1834:	ldrb	w0, [x21, #44]
    1838:	and	w0, w0, #0xfffffffd
    183c:	strb	w0, [x21, #44]
    1840:	mov	x21, x20
    1844:	mov	x0, x21
    1848:	ldp	x19, x20, [sp, #16]
    184c:	ldp	x21, x22, [sp, #32]
    1850:	ldp	x23, x24, [sp, #48]
    1854:	ldp	x25, x26, [sp, #64]
    1858:	ldp	x29, x30, [sp], #432
    185c:	ret
    1860:	mov	x19, x24
    1864:	ldr	x0, [x23]
    1868:	b	1644 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xec>
    186c:	mov	x1, x24
    1870:	mov	x0, x25
    1874:	mov	x3, #0x8                   	// #8
    1878:	mov	x2, #0x0                   	// #0
    187c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1880:	ldr	w21, [x20, #56]
    1884:	b	1798 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x240>
    1888:	ldrb	w0, [x19, #36]
    188c:	cmp	w0, #0x4
    1890:	b.eq	18a0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x348>  // b.none
    1894:	mov	x21, x20
    1898:	ldp	x25, x26, [sp, #64]
    189c:	b	17f0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x298>
    18a0:	ldr	w26, [x20, #60]
    18a4:	ldr	w1, [x20, #56]
    18a8:	cmp	w1, w26
    18ac:	b.cs	191c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3c4>  // b.hs, b.nlast
    18b0:	ldr	x2, [x20, #48]
    18b4:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    18b8:	add	x0, x0, #0x0
    18bc:	str	x0, [x2, w1, uxtw #3]
    18c0:	ldp	w0, w2, [x20, #56]
    18c4:	mov	w1, w0
    18c8:	add	x1, x1, #0x1
    18cc:	cmp	x1, x2
    18d0:	b.hi	1938 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x3e0>  // b.pmore
    18d4:	add	w0, w0, #0x1
    18d8:	mov	x21, x20
    18dc:	ldp	x25, x26, [sp, #64]
    18e0:	str	w0, [x20, #56]
    18e4:	b	17f0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x298>
    18e8:	ldr	x0, [x23]
    18ec:	cbz	x0, 1994 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x43c>
    18f0:	ldr	x0, [x0, #48]
    18f4:	cbz	x0, 198c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x434>
    18f8:	ldrb	w0, [x0]
    18fc:	cbnz	w0, 17e8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x290>
    1900:	bl	c8 <_ZNK4llvm3opt6Option12getAliasArgsEv.isra.0.part.0>
    1904:	stp	x25, x26, [sp, #64]
    1908:	str	x27, [sp, #80]
    190c:	bl	0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1910:	stp	x25, x26, [sp, #64]
    1914:	str	x27, [sp, #80]
    1918:	bl	a0 <_ZNK4llvm3opt6Option8getAliasEv.isra.0.part.0>
    191c:	add	x1, x20, #0x40
    1920:	add	x0, x20, #0x30
    1924:	mov	x3, #0x8                   	// #8
    1928:	mov	x2, #0x0                   	// #0
    192c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1930:	ldr	w1, [x20, #56]
    1934:	b	18b0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x358>
    1938:	str	x27, [sp, #80]
    193c:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1940:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1944:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1948:	add	x3, x3, #0x0
    194c:	add	x1, x1, #0x0
    1950:	add	x0, x0, #0x0
    1954:	mov	w2, #0x43                  	// #67
    1958:	bl	0 <__assert_fail>
    195c:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1960:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1964:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1968:	add	x3, x3, #0x0
    196c:	add	x1, x1, #0x0
    1970:	add	x0, x0, #0x0
    1974:	mov	w2, #0x6e                  	// #110
    1978:	stp	x25, x26, [sp, #64]
    197c:	str	x27, [sp, #80]
    1980:	bl	0 <__assert_fail>
    1984:	str	x27, [sp, #80]
    1988:	bl	28 <_ZNK4llvm3opt6Option7getKindEv.isra.0.part.0>
    198c:	ldr	x27, [sp, #80]
    1990:	b	18a4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x34c>
    1994:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    1998:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    199c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv.isra.0.part.0>
    19a0:	add	x3, x3, #0x0
    19a4:	add	x1, x1, #0x0
    19a8:	add	x0, x0, #0x0
    19ac:	mov	w2, #0x76                  	// #118
    19b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	cbz	x1, 58 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x58>
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #8]
  1c:	cbz	x0, 54 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x54>
  20:	ldrh	w1, [x1, #42]
  24:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  28:	stp	x0, x1, [sp, #32]
  2c:	cbz	x0, 44 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x44>
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret
  44:	ldp	x0, x1, [x19]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret
  54:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  58:	adrp	x3, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  5c:	adrp	x1, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  60:	adrp	x0, 0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  64:	add	x3, x3, #0x0
  68:	add	x1, x1, #0x0
  6c:	add	x0, x0, #0x0
  70:	mov	w2, #0x6e                  	// #110
  74:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	b.eq	5c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x5c>  // b.none
  18:	ldr	w2, [x0, #8]
  1c:	mov	x20, x1
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	w21, [x1, #8]
  28:	mov	w22, w21
  2c:	cmp	x2, w21, uxtw
  30:	b.cc	6c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x6c>  // b.lo, b.ul, b.last
  34:	cbz	x22, 54 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x54>
  38:	ldr	x0, [x0]
  3c:	lsl	x2, x22, #3
  40:	ldr	x1, [x1]
  44:	bl	0 <memmove>
  48:	ldr	w0, [x19, #12]
  4c:	cmp	x22, x0
  50:	b.hi	12c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x12c>  // b.pmore
  54:	str	w21, [x19, #8]
  58:	ldp	x21, x22, [sp, #32]
  5c:	mov	x0, x19
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret
  6c:	ldr	w1, [x0, #12]
  70:	str	x23, [sp, #48]
  74:	cmp	x22, x1
  78:	b.hi	104 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x104>  // b.pmore
  7c:	lsl	x23, x2, #3
  80:	ldr	x0, [x0]
  84:	ldr	x3, [x20]
  88:	cbnz	x2, d4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xd4>
  8c:	lsl	x2, x22, #3
  90:	add	x1, x3, x23
  94:	add	x3, x3, x2
  98:	cmp	x1, x3
  9c:	b.eq	b8 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb8>  // b.none
  a0:	sub	x2, x2, x23
  a4:	add	x0, x0, x23
  a8:	bl	0 <memcpy>
  ac:	ldr	w0, [x19, #12]
  b0:	cmp	x22, x0
  b4:	b.hi	130 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x130>  // b.pmore
  b8:	ldr	x23, [sp, #48]
  bc:	str	w21, [x19, #8]
  c0:	mov	x0, x19
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	mov	x1, x3
  d8:	mov	x2, x23
  dc:	bl	0 <memmove>
  e0:	ldr	w2, [x20, #8]
  e4:	ldr	x0, [x19]
  e8:	ldr	x1, [x20]
  ec:	lsl	x2, x2, #3
  f0:	add	x3, x1, x2
  f4:	add	x1, x1, x23
  f8:	cmp	x1, x3
  fc:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xa0>  // b.any
 100:	b	ac <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xac>
 104:	str	wzr, [x0, #8]
 108:	add	x1, x0, #0x10
 10c:	mov	x2, x22
 110:	mov	x3, #0x8                   	// #8
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x23, #0x0                   	// #0
 11c:	ldr	w2, [x20, #8]
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x20]
 128:	b	ec <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xec>
 12c:	str	x23, [sp, #48]
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 134:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 138:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 13c:	add	x3, x3, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x0, x0, #0x0
 148:	mov	w2, #0x43                  	// #67
 14c:	bl	0 <__assert_fail>

OptTable.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>:
       0:	stp	x29, x30, [sp, #-48]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	stp	x21, x22, [sp, #32]
      10:	mov	x21, x0
      14:	mov	x22, x1
      18:	ldrb	w0, [x0]
      1c:	bl	0 <tolower>
      20:	mov	w19, w0
      24:	ldrb	w0, [x22]
      28:	and	w19, w19, #0xff
      2c:	bl	0 <tolower>
      30:	cmp	w19, w0, uxtb
      34:	b.ne	ac <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xac>  // b.any
      38:	cbz	w19, 98 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x98>
      3c:	mov	x20, #0x1                   	// #1
      40:	b	48 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x48>
      44:	cbz	w19, 98 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x98>
      48:	ldrb	w0, [x21, x20]
      4c:	bl	0 <tolower>
      50:	mov	w19, w0
      54:	ldrb	w0, [x22, x20]
      58:	and	w19, w19, #0xff
      5c:	add	x20, x20, #0x1
      60:	bl	0 <tolower>
      64:	and	w1, w0, #0xff
      68:	cmp	w19, w0, uxtb
      6c:	b.eq	44 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x44>  // b.none
      70:	mov	w0, #0x1                   	// #1
      74:	cbz	w19, 88 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x88>
      78:	cmp	w1, #0x0
      7c:	mov	w0, #0xffffffff            	// #-1
      80:	ccmp	w1, w19, #0x2, ne  // ne = any
      84:	cneg	w0, w0, ls  // ls = plast
      88:	ldp	x19, x20, [sp, #16]
      8c:	ldp	x21, x22, [sp, #32]
      90:	ldp	x29, x30, [sp], #48
      94:	ret
      98:	mov	w0, #0x0                   	// #0
      9c:	ldp	x19, x20, [sp, #16]
      a0:	ldp	x21, x22, [sp, #32]
      a4:	ldp	x29, x30, [sp], #48
      a8:	ret
      ac:	and	w1, w0, #0xff
      b0:	b	70 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x70>
      b4:	nop

00000000000000b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>:
      b8:	cbz	x1, 15c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0xa4>
      bc:	stp	x29, x30, [sp, #-64]!
      c0:	mov	x29, sp
      c4:	stp	x21, x22, [sp, #32]
      c8:	mov	x21, x1
      cc:	str	x23, [sp, #48]
      d0:	mov	x23, x0
      d4:	stp	x19, x20, [sp, #16]
      d8:	mov	x0, x23
      dc:	ldr	x1, [x21, #24]
      e0:	mov	x20, x21
      e4:	bl	b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
      e8:	ldp	x19, x22, [x21, #64]
      ec:	ldr	x21, [x21, #16]
      f0:	cmp	x19, x22
      f4:	b.eq	11c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x64>  // b.none
      f8:	mov	x1, x19
      fc:	add	x19, x19, #0x30
     100:	ldr	x0, [x1], #16
     104:	cmp	x0, x1
     108:	b.eq	110 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x58>  // b.none
     10c:	bl	0 <_ZdlPv>
     110:	cmp	x22, x19
     114:	b.ne	f8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x40>  // b.any
     118:	ldr	x22, [x20, #64]
     11c:	cbz	x22, 128 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x70>
     120:	mov	x0, x22
     124:	bl	0 <_ZdlPv>
     128:	ldr	x0, [x20, #32]
     12c:	add	x1, x20, #0x30
     130:	cmp	x0, x1
     134:	b.eq	13c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x84>  // b.none
     138:	bl	0 <_ZdlPv>
     13c:	mov	x0, x20
     140:	bl	0 <_ZdlPv>
     144:	cbnz	x21, d8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x20>
     148:	ldp	x19, x20, [sp, #16]
     14c:	ldp	x21, x22, [sp, #32]
     150:	ldr	x23, [sp, #48]
     154:	ldp	x29, x30, [sp], #64
     158:	ret
     15c:	ret

0000000000000160 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
     160:	cbz	w1, 1bc <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x5c>
     164:	ldp	x3, x2, [x0]
     168:	sub	w1, w1, #0x1
     16c:	sub	x2, x2, x3
     170:	asr	x2, x2, #6
     174:	cmp	w1, w2
     178:	b.cs	1bc <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x5c>  // b.hs, b.nlast
     17c:	ubfiz	x1, x1, #6, #32
     180:	add	x1, x3, x1
     184:	ldrh	w1, [x1, #40]
     188:	cbnz	w1, 19c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x3c>
     18c:	adrp	x2, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     190:	add	x2, x2, #0x0
     194:	mov	x0, x2
     198:	ret
     19c:	sub	w4, w1, #0x1
     1a0:	cmp	w2, w4
     1a4:	b.ls	1bc <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x5c>  // b.plast
     1a8:	ubfiz	x4, x4, #6, #32
     1ac:	add	x3, x3, x4
     1b0:	ldr	x2, [x3, #16]
     1b4:	cbnz	x2, 194 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x34>
     1b8:	b	160 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
     1bc:	stp	x29, x30, [sp, #-16]!
     1c0:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     1c4:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     1c8:	mov	x29, sp
     1cc:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     1d0:	add	x3, x3, #0x0
     1d4:	add	x1, x1, #0x0
     1d8:	add	x0, x0, #0x0
     1dc:	mov	w2, #0x4e                  	// #78
     1e0:	bl	0 <__assert_fail>
     1e4:	nop

00000000000001e8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>:
     1e8:	stp	x29, x30, [sp, #-96]!
     1ec:	mov	x29, sp
     1f0:	stp	x19, x20, [sp, #16]
     1f4:	ldr	x19, [x0, #16]
     1f8:	stp	x21, x22, [sp, #32]
     1fc:	stp	x23, x24, [sp, #48]
     200:	mov	x23, x1
     204:	stp	x25, x26, [sp, #64]
     208:	mov	x25, x0
     20c:	stp	x27, x28, [sp, #80]
     210:	cbz	x19, 2e4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xfc>
     214:	ldp	x28, x21, [x1]
     218:	mov	x22, #0x7fffffff            	// #2147483647
     21c:	mov	x24, #0xffffffff80000000    	// #-2147483648
     220:	ldp	x27, x20, [x19, #32]
     224:	mov	x0, x28
     228:	cmp	x21, x20
     22c:	csel	x26, x21, x20, ls  // ls = plast
     230:	cbz	x26, 244 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x5c>
     234:	mov	x2, x26
     238:	mov	x1, x27
     23c:	bl	0 <memcmp>
     240:	cbnz	w0, 25c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x74>
     244:	sub	x1, x21, x20
     248:	mov	w0, w1
     24c:	cmp	x1, x22
     250:	b.gt	274 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x8c>
     254:	cmp	x1, x24
     258:	b.lt	260 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x78>  // b.tstop
     25c:	tbz	w0, #31, 274 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x8c>
     260:	ldr	x3, [x19, #16]
     264:	mov	w0, #0x1                   	// #1
     268:	cbz	x3, 280 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x98>
     26c:	mov	x19, x3
     270:	b	220 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x38>
     274:	ldr	x3, [x19, #24]
     278:	mov	w0, #0x0                   	// #0
     27c:	cbnz	x3, 26c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x84>
     280:	mov	x22, x19
     284:	cbnz	w0, 2e8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x100>
     288:	cbz	x26, 2a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xb8>
     28c:	mov	x2, x26
     290:	mov	x1, x28
     294:	mov	x0, x27
     298:	bl	0 <memcmp>
     29c:	cbnz	w0, 2bc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xd4>
     2a0:	sub	x0, x20, x21
     2a4:	mov	x1, #0x7fffffff            	// #2147483647
     2a8:	cmp	x0, x1
     2ac:	b.gt	2c0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xd8>
     2b0:	mov	x1, #0xffffffff80000000    	// #-2147483648
     2b4:	cmp	x0, x1
     2b8:	b.lt	318 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x130>  // b.tstop
     2bc:	tbnz	w0, #31, 318 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x130>
     2c0:	mov	x0, x19
     2c4:	mov	x1, #0x0                   	// #0
     2c8:	ldp	x19, x20, [sp, #16]
     2cc:	ldp	x21, x22, [sp, #32]
     2d0:	ldp	x23, x24, [sp, #48]
     2d4:	ldp	x25, x26, [sp, #64]
     2d8:	ldp	x27, x28, [sp, #80]
     2dc:	ldp	x29, x30, [sp], #96
     2e0:	ret
     2e4:	add	x19, x0, #0x8
     2e8:	ldr	x0, [x25, #24]
     2ec:	cmp	x19, x0
     2f0:	b.eq	33c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x154>  // b.none
     2f4:	mov	x0, x19
     2f8:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
     2fc:	ldp	x28, x21, [x23]
     300:	mov	x22, x19
     304:	ldp	x27, x20, [x0, #32]
     308:	mov	x19, x0
     30c:	cmp	x21, x20
     310:	csel	x26, x21, x20, ls  // ls = plast
     314:	b	288 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xa0>
     318:	mov	x1, x22
     31c:	mov	x0, #0x0                   	// #0
     320:	ldp	x19, x20, [sp, #16]
     324:	ldp	x21, x22, [sp, #32]
     328:	ldp	x23, x24, [sp, #48]
     32c:	ldp	x25, x26, [sp, #64]
     330:	ldp	x27, x28, [sp, #80]
     334:	ldp	x29, x30, [sp], #96
     338:	ret
     33c:	mov	x1, x19
     340:	mov	x0, #0x0                   	// #0
     344:	ldp	x19, x20, [sp, #16]
     348:	ldp	x21, x22, [sp, #32]
     34c:	ldp	x23, x24, [sp, #48]
     350:	ldp	x25, x26, [sp, #64]
     354:	ldp	x27, x28, [sp, #80]
     358:	ldp	x29, x30, [sp], #96
     35c:	ret

0000000000000360 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>:
     360:	ldr	x1, [x1]
     364:	cbz	x1, 374 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE+0x14>
     368:	ldr	w1, [x1, #32]
     36c:	str	w1, [x0]
     370:	ret
     374:	stp	x29, x30, [sp, #-16]!
     378:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     37c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     380:	mov	x29, sp
     384:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     388:	add	x3, x3, #0x0
     38c:	add	x1, x1, #0x0
     390:	add	x0, x0, #0x0
     394:	mov	w2, #0x58                  	// #88
     398:	bl	0 <__assert_fail>
     39c:	nop

00000000000003a0 <_ZN4llvm3opt8OptTableD1Ev>:
     3a0:	stp	x29, x30, [sp, #-48]!
     3a4:	add	x1, x0, #0x58
     3a8:	mov	x29, sp
     3ac:	stp	x19, x20, [sp, #16]
     3b0:	mov	x19, x0
     3b4:	ldr	x0, [x0, #72]
     3b8:	stp	x21, x22, [sp, #32]
     3bc:	cmp	x0, x1
     3c0:	b.eq	3c8 <_ZN4llvm3opt8OptTableD1Ev+0x28>  // b.none
     3c4:	bl	0 <_ZdlPv>
     3c8:	ldr	w1, [x19, #52]
     3cc:	add	x22, x19, #0x28
     3d0:	ldr	x0, [x19, #40]
     3d4:	cbz	w1, 418 <_ZN4llvm3opt8OptTableD1Ev+0x78>
     3d8:	ldr	w20, [x22, #8]
     3dc:	cbz	w20, 418 <_ZN4llvm3opt8OptTableD1Ev+0x78>
     3e0:	sub	w20, w20, #0x1
     3e4:	mov	x21, #0x0                   	// #0
     3e8:	add	x20, x20, #0x1
     3ec:	lsl	x20, x20, #3
     3f0:	ldr	x1, [x0, x21]
     3f4:	add	x21, x21, #0x8
     3f8:	cmp	x1, #0x0
     3fc:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     400:	b.eq	410 <_ZN4llvm3opt8OptTableD1Ev+0x70>  // b.none
     404:	mov	x0, x1
     408:	bl	0 <free>
     40c:	ldr	x0, [x22]
     410:	cmp	x20, x21
     414:	b.ne	3f0 <_ZN4llvm3opt8OptTableD1Ev+0x50>  // b.any
     418:	bl	0 <free>
     41c:	ldr	x0, [x19]
     420:	cbz	x0, 434 <_ZN4llvm3opt8OptTableD1Ev+0x94>
     424:	ldp	x19, x20, [sp, #16]
     428:	ldp	x21, x22, [sp, #32]
     42c:	ldp	x29, x30, [sp], #48
     430:	b	0 <_ZdlPv>
     434:	ldp	x19, x20, [sp, #16]
     438:	ldp	x21, x22, [sp, #32]
     43c:	ldp	x29, x30, [sp], #48
     440:	ret
     444:	nop

0000000000000448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>:
     448:	stp	x29, x30, [sp, #-32]!
     44c:	mov	x29, sp
     450:	cbz	w1, 48c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x44>
     454:	mov	x2, x0
     458:	sub	w1, w1, #0x1
     45c:	ldp	x3, x0, [x0]
     460:	sub	x0, x0, x3
     464:	asr	x0, x0, #6
     468:	cmp	w1, w0
     46c:	b.cs	4a8 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x60>  // b.hs, b.nlast
     470:	ubfiz	x1, x1, #6, #32
     474:	add	x0, sp, #0x10
     478:	add	x1, x3, x1
     47c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     480:	ldp	x0, x1, [sp, #16]
     484:	ldp	x29, x30, [sp], #32
     488:	ret
     48c:	add	x0, sp, #0x10
     490:	mov	x2, #0x0                   	// #0
     494:	mov	x1, #0x0                   	// #0
     498:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     49c:	ldp	x0, x1, [sp, #16]
     4a0:	ldp	x29, x30, [sp], #32
     4a4:	ret
     4a8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4ac:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4b0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4b4:	add	x3, x3, #0x0
     4b8:	add	x1, x1, #0x0
     4bc:	add	x0, x0, #0x0
     4c0:	mov	w2, #0xa5                  	// #165
     4c4:	bl	0 <__assert_fail>

00000000000004c8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>:
     4c8:	stp	x29, x30, [sp, #-160]!
     4cc:	mov	x29, sp
     4d0:	str	x0, [sp, #104]
     4d4:	mov	x0, x1
     4d8:	stp	x2, x1, [sp, #120]
     4dc:	ldr	x1, [x1]
     4e0:	str	w3, [sp, #116]
     4e4:	ldr	w3, [x2]
     4e8:	stp	x19, x20, [sp, #16]
     4ec:	ldr	x2, [x1]
     4f0:	stp	x21, x22, [sp, #32]
     4f4:	mov	w1, w3
     4f8:	stp	x23, x24, [sp, #48]
     4fc:	str	w4, [sp, #136]
     500:	str	w3, [sp, #140]
     504:	blr	x2
     508:	mov	x23, x0
     50c:	cbz	x0, 8e0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x418>
     510:	bl	0 <strlen>
     514:	mov	x20, x0
     518:	cmp	x0, #0x1
     51c:	b.ne	52c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x64>  // b.any
     520:	ldrb	w0, [x23]
     524:	cmp	w0, #0x2d
     528:	b.eq	8ec <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x424>  // b.none
     52c:	stp	x25, x26, [sp, #64]
     530:	add	x25, sp, #0x90
     534:	ldr	x19, [sp, #104]
     538:	ldr	w0, [x19, #48]
     53c:	ldr	x1, [x19, #40]
     540:	cmp	w0, #0x0
     544:	cset	w2, eq  // eq = none
     548:	mov	x0, x25
     54c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     550:	ldr	w3, [x19, #48]
     554:	mov	x0, x25
     558:	ldr	x1, [x19, #40]
     55c:	mov	w2, #0x1                   	// #1
     560:	ldr	x19, [sp, #144]
     564:	add	x1, x1, x3, lsl #3
     568:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     56c:	ldr	x21, [sp, #144]
     570:	cmp	x19, x21
     574:	b.eq	89c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3d4>  // b.none
     578:	ldr	x1, [x19]
     57c:	ldr	x4, [x1]
     580:	cmp	x4, x20
     584:	b.hi	868 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3a0>  // b.pmore
     588:	cbz	x4, 8c0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3f8>
     58c:	mov	x2, x4
     590:	add	x1, x1, #0x8
     594:	mov	x0, x23
     598:	bl	0 <memcmp>
     59c:	cbnz	w0, 868 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3a0>
     5a0:	ldr	x1, [sp, #104]
     5a4:	str	x23, [sp, #144]
     5a8:	ldr	w20, [x1, #36]
     5ac:	ldp	x0, x1, [x1]
     5b0:	str	x1, [sp, #96]
     5b4:	add	x20, x0, x20, lsl #6
     5b8:	mov	x0, x23
     5bc:	bl	0 <strlen>
     5c0:	mov	x4, x0
     5c4:	ldr	x0, [sp, #104]
     5c8:	mov	x3, #0x0                   	// #0
     5cc:	str	x4, [sp, #152]
     5d0:	ldp	x1, x2, [x0, #72]
     5d4:	mov	x0, x25
     5d8:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
     5dc:	ldp	x19, x1, [sp, #144]
     5e0:	ldr	x2, [sp, #96]
     5e4:	sub	x21, x2, x20
     5e8:	cmp	x1, x0
     5ec:	csel	x1, x1, x0, ls  // ls = plast
     5f0:	asr	x21, x21, #6
     5f4:	add	x19, x19, x1
     5f8:	asr	x22, x21, #1
     5fc:	cmp	x21, #0x0
     600:	b.le	62c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x164>
     604:	add	x24, x20, x22, lsl #6
     608:	mov	x1, x19
     60c:	sub	x21, x21, x22
     610:	ldr	x0, [x24, #8]
     614:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     618:	tbnz	w0, #31, 85c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x394>
     61c:	mov	x21, x22
     620:	cmp	x21, #0x0
     624:	asr	x22, x21, #1
     628:	b.gt	604 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x13c>
     62c:	ldr	x0, [sp, #96]
     630:	cmp	x0, x20
     634:	b.eq	730 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x268>  // b.none
     638:	stp	x27, x28, [sp, #80]
     63c:	nop
     640:	mov	x21, #0x0                   	// #0
     644:	cbz	x23, 654 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x18c>
     648:	mov	x0, x23
     64c:	bl	0 <strlen>
     650:	mov	x21, x0
     654:	ldr	x22, [x20]
     658:	ldr	x0, [sp, #104]
     65c:	ldr	x28, [x22]
     660:	ldrb	w24, [x0, #24]
     664:	cbnz	x28, 6a0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1d8>
     668:	b	71c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>
     66c:	ldr	x26, [x20, #8]
     670:	mov	x2, #0x0                   	// #0
     674:	cbz	x26, 684 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1bc>
     678:	mov	x0, x26
     67c:	bl	0 <strlen>
     680:	mov	x2, x0
     684:	mov	x1, x26
     688:	mov	x0, x25
     68c:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
     690:	tst	w0, #0xff
     694:	b.ne	850 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x388>  // b.any
     698:	ldr	x28, [x22, #8]!
     69c:	cbz	x28, 71c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>
     6a0:	mov	x0, x28
     6a4:	bl	0 <strlen>
     6a8:	mov	x19, x0
     6ac:	cmp	x21, x0
     6b0:	b.cc	698 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1d0>  // b.lo, b.ul, b.last
     6b4:	cbz	x0, 6cc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x204>
     6b8:	mov	x2, x0
     6bc:	mov	x1, x28
     6c0:	mov	x0, x23
     6c4:	bl	0 <memcmp>
     6c8:	cbnz	w0, 698 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1d0>
     6cc:	add	x27, x23, x19
     6d0:	sub	x26, x21, x19
     6d4:	stp	x27, x26, [sp, #144]
     6d8:	cbnz	w24, 66c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1a4>
     6dc:	ldr	x28, [x20, #8]
     6e0:	cbz	x28, 718 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x250>
     6e4:	mov	x0, x28
     6e8:	bl	0 <strlen>
     6ec:	mov	x2, x0
     6f0:	cmp	x26, x0
     6f4:	b.cc	698 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1d0>  // b.lo, b.ul, b.last
     6f8:	cbz	x0, 854 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x38c>
     6fc:	mov	x0, x27
     700:	mov	x1, x28
     704:	bl	0 <memcmp>
     708:	cbnz	w0, 698 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1d0>
     70c:	mov	x0, x28
     710:	bl	0 <strlen>
     714:	add	w19, w19, w0
     718:	cbnz	w19, 7b4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2ec>
     71c:	ldr	x0, [sp, #96]
     720:	add	x20, x20, #0x40
     724:	cmp	x20, x0
     728:	b.ne	640 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x178>  // b.any
     72c:	ldp	x27, x28, [sp, #80]
     730:	ldrb	w0, [x23]
     734:	cmp	w0, #0x2f
     738:	ldr	x0, [sp, #104]
     73c:	b.eq	960 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x498>  // b.none
     740:	ldr	w1, [x0, #32]
     744:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     748:	mov	x19, x1
     74c:	mov	x20, x0
     750:	mov	x0, x23
     754:	bl	0 <strlen>
     758:	mov	x21, x0
     75c:	ldr	x2, [sp, #120]
     760:	mov	x0, #0x58                  	// #88
     764:	ldr	w22, [x2]
     768:	add	w1, w22, #0x1
     76c:	str	w1, [x2]
     770:	bl	0 <_Znwm>
     774:	mov	x4, x21
     778:	mov	x1, x20
     77c:	mov	x2, x19
     780:	mov	w5, w22
     784:	mov	x19, x0
     788:	mov	x6, x23
     78c:	mov	x3, x23
     790:	mov	x7, #0x0                   	// #0
     794:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     798:	mov	x0, x19
     79c:	ldp	x19, x20, [sp, #16]
     7a0:	ldp	x21, x22, [sp, #32]
     7a4:	ldp	x23, x24, [sp, #48]
     7a8:	ldp	x25, x26, [sp, #64]
     7ac:	ldp	x29, x30, [sp], #160
     7b0:	ret
     7b4:	ldr	x0, [sp, #96]
     7b8:	cmp	x0, x20
     7bc:	b.eq	72c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x264>  // b.none
     7c0:	ldr	x2, [sp, #104]
     7c4:	mov	x0, x25
     7c8:	mov	x1, x20
     7cc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     7d0:	ldr	w0, [sp, #116]
     7d4:	cbnz	w0, 838 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x370>
     7d8:	ldr	x0, [sp, #144]
     7dc:	ldrh	w0, [x0, #38]
     7e0:	ldr	w1, [sp, #136]
     7e4:	tst	w0, w1
     7e8:	b.ne	71c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>  // b.any
     7ec:	ldp	x21, x1, [sp, #120]
     7f0:	mov	w3, w19
     7f4:	mov	x0, x25
     7f8:	mov	x2, x21
     7fc:	bl	0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>
     800:	mov	x19, x0
     804:	cbnz	x0, 818 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x350>
     808:	ldr	w0, [x21]
     80c:	ldr	w1, [sp, #140]
     810:	cmp	w0, w1
     814:	b.eq	71c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>  // b.none
     818:	mov	x0, x19
     81c:	ldp	x19, x20, [sp, #16]
     820:	ldp	x21, x22, [sp, #32]
     824:	ldp	x23, x24, [sp, #48]
     828:	ldp	x25, x26, [sp, #64]
     82c:	ldp	x27, x28, [sp, #80]
     830:	ldp	x29, x30, [sp], #160
     834:	ret
     838:	ldr	x0, [sp, #144]
     83c:	ldr	w1, [sp, #116]
     840:	ldrh	w0, [x0, #38]
     844:	tst	w1, w0
     848:	b.ne	7e0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x318>  // b.any
     84c:	b	71c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>
     850:	ldr	x28, [x20, #8]
     854:	cbz	x28, 718 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x250>
     858:	b	70c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x244>
     85c:	add	x20, x24, #0x40
     860:	sub	x21, x21, #0x1
     864:	b	5f8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x130>
     868:	ldr	x0, [x19, #8]
     86c:	add	x2, x19, #0x8
     870:	add	x1, x19, #0x10
     874:	cmp	x0, #0x0
     878:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     87c:	b.ne	968 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x4a0>  // b.any
     880:	mov	x19, x1
     884:	ldr	x2, [x1], #8
     888:	cmp	x2, #0x0
     88c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
     890:	b.eq	880 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3b8>  // b.none
     894:	cmp	x21, x19
     898:	b.ne	578 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xb0>  // b.any
     89c:	ldr	x0, [sp, #104]
     8a0:	ldr	w1, [x0, #28]
     8a4:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     8a8:	mov	x19, x0
     8ac:	mov	x20, x1
     8b0:	cbnz	x23, 978 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x4b0>
     8b4:	mov	x22, #0x0                   	// #0
     8b8:	ldp	x25, x26, [sp, #64]
     8bc:	b	90c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x444>
     8c0:	ldr	x1, [sp, #104]
     8c4:	str	x23, [sp, #144]
     8c8:	ldr	w20, [x1, #36]
     8cc:	ldp	x0, x1, [x1]
     8d0:	str	x1, [sp, #96]
     8d4:	add	x20, x0, x20, lsl #6
     8d8:	cbz	x23, 5c4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xfc>
     8dc:	b	5b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xf0>
     8e0:	mov	x20, #0x0                   	// #0
     8e4:	stp	x25, x26, [sp, #64]
     8e8:	b	530 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x68>
     8ec:	ldr	x0, [sp, #104]
     8f0:	ldr	w1, [x0, #28]
     8f4:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     8f8:	mov	x19, x0
     8fc:	mov	x20, x1
     900:	mov	x0, x23
     904:	bl	0 <strlen>
     908:	mov	x22, x0
     90c:	ldr	x2, [sp, #120]
     910:	mov	x0, #0x58                  	// #88
     914:	ldr	w21, [x2]
     918:	add	w1, w21, #0x1
     91c:	str	w1, [x2]
     920:	bl	0 <_Znwm>
     924:	mov	w5, w21
     928:	mov	x4, x22
     92c:	mov	x1, x19
     930:	mov	x2, x20
     934:	mov	x19, x0
     938:	mov	x6, x23
     93c:	mov	x3, x23
     940:	mov	x7, #0x0                   	// #0
     944:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     948:	mov	x0, x19
     94c:	ldp	x19, x20, [sp, #16]
     950:	ldp	x21, x22, [sp, #32]
     954:	ldp	x23, x24, [sp, #48]
     958:	ldp	x29, x30, [sp], #160
     95c:	ret
     960:	ldr	w1, [x0, #28]
     964:	b	744 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x27c>
     968:	mov	x19, x2
     96c:	cmp	x21, x19
     970:	b.ne	578 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xb0>  // b.any
     974:	b	89c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3d4>
     978:	ldp	x25, x26, [sp, #64]
     97c:	b	900 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x438>

0000000000000980 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>:
     980:	stp	x29, x30, [sp, #-112]!
     984:	mov	x29, sp
     988:	stp	x27, x28, [sp, #80]
     98c:	mov	x27, x4
     990:	mov	x28, x3
     994:	stp	x19, x20, [sp, #16]
     998:	mov	x20, x8
     99c:	stp	x21, x22, [sp, #32]
     9a0:	mov	x22, x0
     9a4:	mov	x0, x8
     9a8:	stp	x23, x24, [sp, #48]
     9ac:	mov	w23, w5
     9b0:	mov	w24, w6
     9b4:	stp	x25, x26, [sp, #64]
     9b8:	mov	x26, x2
     9bc:	add	x2, x1, x2, lsl #3
     9c0:	bl	0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>
     9c4:	str	wzr, [x27]
     9c8:	str	wzr, [x28]
     9cc:	str	wzr, [sp, #108]
     9d0:	cbz	w26, a58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xd8>
     9d4:	mov	w21, w26
     9d8:	add	x25, sp, #0x6c
     9dc:	mov	w19, #0x0                   	// #0
     9e0:	b	a24 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa4>
     9e4:	mov	x2, x25
     9e8:	mov	x1, x20
     9ec:	mov	w4, w24
     9f0:	mov	w3, w23
     9f4:	mov	x0, x22
     9f8:	bl	4c8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>
     9fc:	ldr	w2, [sp, #108]
     a00:	mov	x1, x0
     a04:	cmp	w2, w19
     a08:	b.ls	ad8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x158>  // b.plast
     a0c:	cbz	x0, a78 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xf8>
     a10:	mov	x0, x20
     a14:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a18:	ldr	w19, [sp, #108]
     a1c:	cmp	w21, w19
     a20:	b.ls	a58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xd8>  // b.plast
     a24:	ldr	w0, [x20, #192]
     a28:	mov	w1, w19
     a2c:	cmp	x0, w19, uxtw
     a30:	b.ls	ab8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x138>  // b.plast
     a34:	ldr	x0, [x20, #184]
     a38:	ldr	x0, [x0, x1, lsl #3]
     a3c:	cbz	x0, a48 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xc8>
     a40:	bl	0 <strlen>
     a44:	cbnz	x0, 9e4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x64>
     a48:	add	w19, w19, #0x1
     a4c:	str	w19, [sp, #108]
     a50:	cmp	w21, w19
     a54:	b.hi	a24 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xa4>  // b.pmore
     a58:	mov	x0, x20
     a5c:	ldp	x19, x20, [sp, #16]
     a60:	ldp	x21, x22, [sp, #32]
     a64:	ldp	x23, x24, [sp, #48]
     a68:	ldp	x25, x26, [sp, #64]
     a6c:	ldp	x27, x28, [sp, #80]
     a70:	ldp	x29, x30, [sp], #112
     a74:	ret
     a78:	cmp	w2, w26
     a7c:	b.cc	af8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x178>  // b.lo, b.ul, b.last
     a80:	sub	w2, w2, w19
     a84:	cmp	w2, #0x1
     a88:	b.eq	b18 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x198>  // b.none
     a8c:	str	w19, [x28]
     a90:	sub	w2, w2, #0x1
     a94:	str	w2, [x27]
     a98:	mov	x0, x20
     a9c:	ldp	x19, x20, [sp, #16]
     aa0:	ldp	x21, x22, [sp, #32]
     aa4:	ldp	x23, x24, [sp, #48]
     aa8:	ldp	x25, x26, [sp, #64]
     aac:	ldp	x27, x28, [sp, #80]
     ab0:	ldp	x29, x30, [sp], #112
     ab4:	ret
     ab8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     abc:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ac0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ac4:	add	x3, x3, #0x0
     ac8:	add	x1, x1, #0x0
     acc:	add	x0, x0, #0x0
     ad0:	mov	w2, #0x95                  	// #149
     ad4:	bl	0 <__assert_fail>
     ad8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     adc:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ae0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ae4:	add	x3, x3, #0x0
     ae8:	add	x1, x1, #0x0
     aec:	add	x0, x0, #0x0
     af0:	mov	w2, #0x1a2                 	// #418
     af4:	bl	0 <__assert_fail>
     af8:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     afc:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b00:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b04:	add	x3, x3, #0x0
     b08:	add	x1, x1, #0x0
     b0c:	add	x0, x0, #0x0
     b10:	mov	w2, #0x1a6                 	// #422
     b14:	bl	0 <__assert_fail>
     b18:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b1c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b20:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b24:	add	x3, x3, #0x0
     b28:	add	x1, x1, #0x0
     b2c:	add	x0, x0, #0x0
     b30:	mov	w2, #0x1a7                 	// #423
     b34:	bl	0 <__assert_fail>

0000000000000b38 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb>:
     b38:	stp	x29, x30, [sp, #-176]!
     b3c:	mov	x29, sp
     b40:	stp	x19, x20, [sp, #16]
     b44:	mov	x19, x0
     b48:	stp	x21, x22, [sp, #32]
     b4c:	sbfx	x21, x2, #0, #58
     b50:	stp	x23, x24, [sp, #48]
     b54:	stp	x25, x26, [sp, #64]
     b58:	stp	x27, x28, [sp, #80]
     b5c:	str	xzr, [x0]
     b60:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
     b64:	stp	xzr, xzr, [x19, #8]
     b68:	cmp	x21, x0
     b6c:	b.hi	127c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x744>  // b.pmore
     b70:	str	xzr, [sp, #104]
     b74:	mov	x22, x1
     b78:	and	w23, w3, #0xff
     b7c:	lsl	x20, x2, #6
     b80:	cbz	x21, b90 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x58>
     b84:	mov	x0, x20
     b88:	bl	0 <_Znwm>
     b8c:	str	x0, [sp, #104]
     b90:	ldr	x0, [sp, #104]
     b94:	str	x0, [x19]
     b98:	add	x1, x0, x20
     b9c:	str	x1, [x19, #16]
     ba0:	str	x1, [sp, #144]
     ba4:	cbz	x20, bb4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x7c>
     ba8:	mov	x2, x20
     bac:	mov	x1, x22
     bb0:	bl	0 <memcpy>
     bb4:	ldr	x2, [sp, #144]
     bb8:	add	x1, x19, #0x58
     bbc:	mov	x0, #0x800000000           	// #34359738368
     bc0:	str	x2, [x19, #8]
     bc4:	add	x2, x19, #0x48
     bc8:	strb	w23, [x19, #24]
     bcc:	str	wzr, [x19, #28]
     bd0:	mov	w22, w21
     bd4:	stp	xzr, xzr, [x19, #32]
     bd8:	stp	xzr, x0, [x19, #48]
     bdc:	stp	x1, xzr, [x19, #72]
     be0:	strb	wzr, [x19, #88]
     be4:	str	x2, [sp, #120]
     be8:	str	x1, [sp, #136]
     bec:	cbz	w21, c5c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x124>
     bf0:	ldr	x0, [sp, #104]
     bf4:	sub	w3, w21, #0x1
     bf8:	mov	x1, #0x0                   	// #0
     bfc:	str	w3, [sp, #156]
     c00:	add	x0, x0, #0x20
     c04:	b	c34 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xfc>
     c08:	cmp	w2, #0x2
     c0c:	b.eq	c7c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x144>  // b.none
     c10:	cbnz	w2, c90 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x158>
     c14:	cmp	x3, x1
     c18:	b.eq	c5c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x124>  // b.none
     c1c:	add	w2, w21, #0x1
     c20:	add	x1, x1, #0x1
     c24:	cmp	w22, w2
     c28:	add	x0, x0, #0x40
     c2c:	ccmn	w21, #0x2, #0x4, hi  // hi = pmore
     c30:	b.eq	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.none
     c34:	ldrb	w2, [x0, #4]
     c38:	mov	w21, w1
     c3c:	cmp	w2, #0x1
     c40:	b.ne	c08 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xd0>  // b.any
     c44:	ldr	w2, [x19, #28]
     c48:	cbnz	w2, 125c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x724>
     c4c:	ldr	w2, [x0]
     c50:	cmp	x3, x1
     c54:	str	w2, [x19, #28]
     c58:	b.ne	c1c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xe4>  // b.any
     c5c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c60:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c64:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c68:	add	x3, x3, #0x0
     c6c:	add	x1, x1, #0x0
     c70:	add	x0, x0, #0x0
     c74:	mov	w2, #0x74                  	// #116
     c78:	bl	0 <__assert_fail>
     c7c:	ldr	w2, [x19, #32]
     c80:	cbnz	w2, 1288 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x750>
     c84:	ldr	w2, [x0]
     c88:	str	w2, [x19, #32]
     c8c:	b	c14 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xdc>
     c90:	str	w1, [x19, #36]
     c94:	cbz	w1, c5c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x124>
     c98:	mov	w0, w1
     c9c:	b	cc8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x190>
     ca0:	adds	w2, w0, #0x1
     ca4:	ccmp	w0, w22, #0x2, ne  // ne = any
     ca8:	b.cs	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.hs, b.nlast
     cac:	ldr	x3, [sp, #104]
     cb0:	ubfiz	x0, x0, #6, #32
     cb4:	add	x0, x3, x0
     cb8:	ldrb	w0, [x0, #36]
     cbc:	cmp	w0, #0x2
     cc0:	b.ls	121c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x6e4>  // b.plast
     cc4:	mov	w0, w2
     cc8:	cmp	w0, w22
     ccc:	b.ne	ca0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x168>  // b.any
     cd0:	lsl	x0, x1, #6
     cd4:	str	x0, [sp, #128]
     cd8:	ldr	x1, [sp, #104]
     cdc:	add	w20, w21, #0x1
     ce0:	cmp	w20, w22
     ce4:	add	x26, x1, x0
     ce8:	b.eq	db4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x27c>  // b.none
     cec:	nop
     cf0:	sub	w0, w20, #0x1
     cf4:	cmp	w0, w22
     cf8:	b.cs	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.hs, b.nlast
     cfc:	adds	w0, w20, #0x1
     d00:	str	w0, [sp, #152]
     d04:	ccmp	w20, w22, #0x2, ne  // ne = any
     d08:	b.cs	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.hs, b.nlast
     d0c:	ldr	x0, [sp, #104]
     d10:	ubfiz	x23, x20, #6, #32
     d14:	add	x0, x0, x23
     d18:	str	x0, [sp, #112]
     d1c:	cmp	x26, x0
     d20:	b.eq	11a0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x668>  // b.none
     d24:	ldr	x25, [x0, #8]
     d28:	ldr	x24, [x26, #8]
     d2c:	mov	x1, x25
     d30:	mov	x0, x24
     d34:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d38:	cbnz	w0, d9c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x264>
     d3c:	mov	x1, x25
     d40:	mov	x0, x24
     d44:	bl	0 <strcmp>
     d48:	cbnz	w0, d9c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x264>
     d4c:	ldr	x24, [x26]
     d50:	ldr	x0, [sp, #112]
     d54:	ldr	x23, [x24]
     d58:	ldr	x25, [x0]
     d5c:	cbz	x23, f04 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3cc>
     d60:	mov	x28, #0x0                   	// #0
     d64:	b	d84 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x24c>
     d68:	mov	x1, x27
     d6c:	mov	x0, x23
     d70:	bl	0 <strcmp>
     d74:	cbnz	w0, d9c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x264>
     d78:	add	x28, x28, #0x8
     d7c:	ldr	x23, [x24, x28]
     d80:	cbz	x23, f04 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3cc>
     d84:	ldr	x27, [x25, x28]
     d88:	cbz	x27, f04 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3cc>
     d8c:	mov	x1, x27
     d90:	mov	x0, x23
     d94:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d98:	cbz	w0, d68 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x230>
     d9c:	lsr	w0, w0, #31
     da0:	add	x26, x26, #0x40
     da4:	cbz	w0, 11a0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x668>
     da8:	ldr	w20, [sp, #152]
     dac:	cmp	w20, w22
     db0:	b.ne	cf0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1b8>  // b.any
     db4:	cmp	w20, w21
     db8:	b.eq	1174 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x63c>  // b.none
     dbc:	add	x0, sp, #0xa0
     dc0:	add	x20, x19, #0x28
     dc4:	str	x0, [sp, #112]
     dc8:	b	e00 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2c8>
     dcc:	ldr	w0, [sp, #156]
     dd0:	cmp	w0, w21
     dd4:	b.eq	f48 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x410>  // b.none
     dd8:	ldr	x0, [sp, #128]
     ddc:	cmn	w21, #0x2
     de0:	add	x0, x0, #0x40
     de4:	str	x0, [sp, #128]
     de8:	b.eq	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.none
     dec:	ldr	x0, [x19]
     df0:	add	w21, w21, #0x1
     df4:	str	x0, [sp, #104]
     df8:	ldr	x0, [x19, #8]
     dfc:	str	x0, [sp, #144]
     e00:	ldr	x1, [sp, #104]
     e04:	ldr	x0, [sp, #144]
     e08:	sub	x0, x0, x1
     e0c:	asr	x0, x0, #6
     e10:	cmp	w21, w0
     e14:	b.cs	1180 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x648>  // b.hs, b.nlast
     e18:	ldr	x0, [sp, #128]
     e1c:	ldr	x24, [x1, x0]
     e20:	cbz	x24, dcc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x294>
     e24:	ldr	x26, [x24]
     e28:	cbnz	x26, e44 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x30c>
     e2c:	b	dcc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x294>
     e30:	ldr	x0, [sp, #112]
     e34:	mov	w2, #0x0                   	// #0
     e38:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e3c:	ldr	x26, [x24, #8]!
     e40:	cbz	x26, dcc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x294>
     e44:	mov	x0, x26
     e48:	bl	0 <strlen>
     e4c:	mov	x23, x0
     e50:	cbz	x0, 11fc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x6c4>
     e54:	mov	x1, x26
     e58:	mov	x2, x0
     e5c:	mov	x0, x20
     e60:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
     e64:	ldr	x28, [x20]
     e68:	mov	w22, w0
     e6c:	mov	x25, x22
     e70:	ldr	x0, [x28, x22, lsl #3]
     e74:	add	x1, x28, w22, uxtw #3
     e78:	cbz	x0, e90 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x358>
     e7c:	cmn	x0, #0x8
     e80:	b.ne	e30 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2f8>  // b.any
     e84:	ldr	w0, [x20, #16]
     e88:	sub	w0, w0, #0x1
     e8c:	str	w0, [x20, #16]
     e90:	add	x0, x23, #0x9
     e94:	bl	0 <malloc>
     e98:	mov	x27, x0
     e9c:	cbz	x0, 12a8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x770>
     ea0:	mov	x4, x0
     ea4:	mov	x1, x26
     ea8:	mov	x2, x23
     eac:	str	x23, [x4], #8
     eb0:	mov	x0, x4
     eb4:	bl	0 <memcpy>
     eb8:	ldp	w1, w2, [x20, #12]
     ebc:	strb	wzr, [x0, x23]
     ec0:	str	x27, [x28, x22, lsl #3]
     ec4:	add	w0, w1, #0x1
     ec8:	ldr	w1, [x20, #8]
     ecc:	str	w0, [x20, #12]
     ed0:	add	w0, w0, w2
     ed4:	cmp	w0, w1
     ed8:	b.hi	123c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x704>  // b.pmore
     edc:	mov	w1, w25
     ee0:	mov	x0, x20
     ee4:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
     ee8:	mov	w3, w0
     eec:	ldr	x1, [x20]
     ef0:	mov	w2, #0x0                   	// #0
     ef4:	ldr	x0, [sp, #112]
     ef8:	add	x1, x1, w3, uxtw #3
     efc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f00:	b	e3c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x304>
     f04:	ldr	x0, [sp, #112]
     f08:	ldrb	w1, [x26, #36]
     f0c:	ldrb	w0, [x0, #36]
     f10:	cmp	w0, #0x4
     f14:	cset	w0, eq  // eq = none
     f18:	cmp	w1, #0x4
     f1c:	cset	w1, eq  // eq = none
     f20:	cmp	w1, w0
     f24:	b.ne	da0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x268>  // b.any
     f28:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f2c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f30:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f34:	add	x3, x3, #0x0
     f38:	add	x1, x1, #0x0
     f3c:	add	x0, x0, #0x0
     f40:	mov	w2, #0x51                  	// #81
     f44:	bl	0 <__assert_fail>
     f48:	ldr	w0, [x19, #48]
     f4c:	ldr	x1, [x19, #40]
     f50:	cmp	w0, #0x0
     f54:	cset	w2, eq  // eq = none
     f58:	add	x20, sp, #0xa0
     f5c:	mov	x0, x20
     f60:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f64:	ldr	x1, [sp, #160]
     f68:	mov	x0, x20
     f6c:	mov	w2, #0x1                   	// #1
     f70:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f74:	ldr	w3, [x19, #48]
     f78:	mov	x0, x20
     f7c:	ldr	x1, [x19, #40]
     f80:	mov	w2, #0x1                   	// #1
     f84:	ldr	x25, [sp, #160]
     f88:	add	x1, x1, x3, lsl #3
     f8c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f90:	ldr	x1, [sp, #160]
     f94:	mov	x0, x20
     f98:	mov	w2, #0x1                   	// #1
     f9c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     fa0:	ldr	x23, [sp, #160]
     fa4:	cmp	x23, x25
     fa8:	b.eq	107c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x544>  // b.none
     fac:	nop
     fb0:	ldr	x22, [x25]
     fb4:	ldr	x26, [x22], #8
     fb8:	add	x26, x22, x26
     fbc:	cmp	x26, x22
     fc0:	b.eq	1040 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x508>  // b.none
     fc4:	nop
     fc8:	ldp	x2, x21, [x19, #72]
     fcc:	ldrb	w20, [x22]
     fd0:	mov	x3, x21
     fd4:	cmp	xzr, x21, asr #2
     fd8:	asr	x1, x21, #2
     fdc:	add	x4, x2, x21
     fe0:	b.ge	116c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x634>  // b.tcont
     fe4:	add	x1, x2, x1, lsl #2
     fe8:	mov	x0, x2
     fec:	b	1020 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4e8>
     ff0:	ldrb	w3, [x0, #1]
     ff4:	cmp	w3, w20
     ff8:	b.eq	10e8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5b0>  // b.none
     ffc:	ldrb	w3, [x0, #2]
    1000:	cmp	w3, w20
    1004:	b.eq	10f0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5b8>  // b.none
    1008:	ldrb	w3, [x0, #3]
    100c:	cmp	w3, w20
    1010:	b.eq	10f8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5c0>  // b.none
    1014:	add	x0, x0, #0x4
    1018:	cmp	x1, x0
    101c:	b.eq	1098 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x560>  // b.none
    1020:	ldrb	w3, [x0]
    1024:	cmp	w3, w20
    1028:	b.ne	ff0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4b8>  // b.any
    102c:	cmp	x0, x4
    1030:	b.eq	10b4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x57c>  // b.none
    1034:	add	x22, x22, #0x1
    1038:	cmp	x22, x26
    103c:	b.ne	fc8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x490>  // b.any
    1040:	ldr	x1, [x25, #8]
    1044:	add	x2, x25, #0x8
    1048:	add	x0, x25, #0x10
    104c:	mov	x25, x2
    1050:	cmp	x1, #0x0
    1054:	ccmn	x1, #0x8, #0x4, ne  // ne = any
    1058:	b.ne	fa4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x46c>  // b.any
    105c:	nop
    1060:	mov	x25, x0
    1064:	ldr	x1, [x0], #8
    1068:	cmp	x1, #0x0
    106c:	ccmn	x1, #0x8, #0x4, ne  // ne = any
    1070:	b.eq	1060 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x528>  // b.none
    1074:	cmp	x23, x25
    1078:	b.ne	fb0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x478>  // b.any
    107c:	ldp	x19, x20, [sp, #16]
    1080:	ldp	x21, x22, [sp, #32]
    1084:	ldp	x23, x24, [sp, #48]
    1088:	ldp	x25, x26, [sp, #64]
    108c:	ldp	x27, x28, [sp, #80]
    1090:	ldp	x29, x30, [sp], #176
    1094:	ret
    1098:	sub	x3, x4, x0
    109c:	cmp	x3, #0x2
    10a0:	b.eq	1110 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5d8>  // b.none
    10a4:	cmp	x3, #0x3
    10a8:	b.eq	1100 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5c8>  // b.none
    10ac:	cmp	x3, #0x1
    10b0:	b.eq	1120 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5e8>  // b.none
    10b4:	ldr	x0, [sp, #136]
    10b8:	add	x24, x21, #0x1
    10bc:	cmp	x0, x2
    10c0:	b.eq	113c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x604>  // b.none
    10c4:	ldr	x0, [sp, #120]
    10c8:	ldr	x0, [x0, #16]
    10cc:	cmp	x24, x0
    10d0:	b.hi	1148 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x610>  // b.pmore
    10d4:	strb	w20, [x4]
    10d8:	str	x24, [x19, #80]
    10dc:	ldr	x0, [x19, #72]
    10e0:	strb	wzr, [x0, x24]
    10e4:	b	1034 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4fc>
    10e8:	add	x0, x0, #0x1
    10ec:	b	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>
    10f0:	add	x0, x0, #0x2
    10f4:	b	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>
    10f8:	add	x0, x0, #0x3
    10fc:	b	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>
    1100:	ldrb	w1, [x0]
    1104:	cmp	w1, w20
    1108:	b.eq	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>  // b.none
    110c:	add	x0, x0, #0x1
    1110:	ldrb	w1, [x0]
    1114:	cmp	w1, w20
    1118:	b.eq	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>  // b.none
    111c:	add	x0, x0, #0x1
    1120:	ldrb	w1, [x0]
    1124:	cmp	w1, w20
    1128:	b.eq	102c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>  // b.none
    112c:	ldr	x0, [sp, #136]
    1130:	add	x24, x21, #0x1
    1134:	cmp	x0, x2
    1138:	b.ne	10c4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x58c>  // b.any
    113c:	mov	x0, #0xf                   	// #15
    1140:	cmp	x24, x0
    1144:	b.ls	10d4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x59c>  // b.plast
    1148:	ldr	x0, [sp, #120]
    114c:	mov	x4, #0x1                   	// #1
    1150:	mov	x1, x21
    1154:	mov	x3, #0x0                   	// #0
    1158:	mov	x2, #0x0                   	// #0
    115c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
    1160:	ldr	x4, [x19, #72]
    1164:	add	x4, x4, x21
    1168:	b	10d4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x59c>
    116c:	mov	x0, x2
    1170:	b	109c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x564>
    1174:	mov	w2, #0x1                   	// #1
    1178:	mov	x1, #0x0                   	// #0
    117c:	b	f58 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x420>
    1180:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1184:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1188:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    118c:	add	x3, x3, #0x0
    1190:	add	x1, x1, #0x0
    1194:	add	x0, x0, #0x0
    1198:	mov	w2, #0x4e                  	// #78
    119c:	bl	0 <__assert_fail>
    11a0:	mov	w1, w20
    11a4:	mov	x0, x19
    11a8:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    11ac:	mov	x2, x0
    11b0:	mov	x3, x1
    11b4:	add	x20, sp, #0xa0
    11b8:	mov	x0, x20
    11bc:	stp	x2, x3, [sp, #160]
    11c0:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
    11c4:	ldr	w1, [sp, #152]
    11c8:	mov	x0, x19
    11cc:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    11d0:	mov	x2, x0
    11d4:	mov	x3, x1
    11d8:	mov	x0, x20
    11dc:	stp	x2, x3, [sp, #160]
    11e0:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
    11e4:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    11e8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    11ec:	add	x1, x1, #0x0
    11f0:	add	x0, x0, #0x0
    11f4:	mov	w2, #0x85                  	// #133
    11f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    11fc:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1200:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1204:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1208:	add	x3, x3, #0x0
    120c:	add	x1, x1, #0x0
    1210:	add	x0, x0, #0x0
    1214:	mov	w2, #0x27                  	// #39
    1218:	bl	0 <__assert_fail>
    121c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1220:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1224:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1228:	add	x3, x3, #0x0
    122c:	add	x1, x1, #0x0
    1230:	add	x0, x0, #0x0
    1234:	mov	w2, #0x7b                  	// #123
    1238:	bl	0 <__assert_fail>
    123c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1240:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1244:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1248:	add	x3, x3, #0x0
    124c:	add	x1, x1, #0x0
    1250:	add	x0, x0, #0x0
    1254:	mov	w2, #0x1bb                 	// #443
    1258:	bl	0 <__assert_fail>
    125c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1260:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1264:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1268:	add	x3, x3, #0x0
    126c:	add	x1, x1, #0x0
    1270:	add	x0, x0, #0x0
    1274:	mov	w2, #0x6a                  	// #106
    1278:	bl	0 <__assert_fail>
    127c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1280:	add	x0, x0, #0x0
    1284:	bl	0 <_ZSt20__throw_length_errorPKc>
    1288:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    128c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1290:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1294:	add	x3, x3, #0x0
    1298:	add	x1, x1, #0x0
    129c:	add	x0, x0, #0x0
    12a0:	mov	w2, #0x6d                  	// #109
    12a4:	bl	0 <__assert_fail>
    12a8:	mov	w1, #0x1                   	// #1
    12ac:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12b0:	add	x0, x0, #0x0
    12b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
    12b8:	brk	#0x3e8
    12bc:	nop

00000000000012c0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj>:
    12c0:	stp	x29, x30, [sp, #-352]!
    12c4:	mov	x29, sp
    12c8:	stp	x1, x2, [sp, #160]
    12cc:	ldr	x1, [sp, #168]
    12d0:	str	w6, [sp, #116]
    12d4:	stp	w4, w5, [sp, #128]
    12d8:	cbz	x1, 1788 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x4c8>
    12dc:	ldp	x2, x1, [x0]
    12e0:	stp	x21, x22, [sp, #32]
    12e4:	ldr	w5, [x0, #36]
    12e8:	stp	x19, x20, [sp, #16]
    12ec:	sub	x0, x1, x2
    12f0:	cmp	x5, x0, asr #6
    12f4:	asr	x21, x0, #6
    12f8:	b.hi	17bc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x4fc>  // b.pmore
    12fc:	sub	x21, x21, x5
    1300:	add	x5, x2, x5, lsl #6
    1304:	add	x21, x5, x21, lsl #6
    1308:	cmp	x21, x5
    130c:	b.eq	1740 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x480>  // b.none
    1310:	stp	x23, x24, [sp, #48]
    1314:	add	x24, sp, #0x120
    1318:	add	x0, x24, #0x10
    131c:	mov	x23, x3
    1320:	add	x22, sp, #0x140
    1324:	mov	w20, #0xffffffff            	// #-1
    1328:	stp	x25, x26, [sp, #64]
    132c:	mov	x26, x5
    1330:	stp	x27, x28, [sp, #80]
    1334:	str	x0, [sp, #104]
    1338:	add	x0, sp, #0xc8
    133c:	str	x0, [sp, #136]
    1340:	b	1350 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x90>
    1344:	add	x26, x26, #0x40
    1348:	cmp	x21, x26
    134c:	b.eq	1528 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x268>  // b.none
    1350:	ldr	x19, [x26, #8]
    1354:	str	x19, [sp, #184]
    1358:	cbz	x19, 1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>
    135c:	mov	x0, x19
    1360:	bl	0 <strlen>
    1364:	str	x0, [sp, #192]
    1368:	cbz	x0, 1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>
    136c:	ldr	w1, [sp, #116]
    1370:	cmp	x0, w1, uxtw
    1374:	b.cc	1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>  // b.lo, b.ul, b.last
    1378:	ldr	w2, [sp, #128]
    137c:	ldrh	w1, [x26, #38]
    1380:	cbz	w2, 138c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xcc>
    1384:	tst	w2, w1
    1388:	b.eq	1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>  // b.none
    138c:	ldr	w2, [sp, #132]
    1390:	tst	w2, w1
    1394:	b.ne	1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>  // b.any
    1398:	ldr	x1, [x26]
    139c:	cbz	x1, 1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>
    13a0:	add	x0, x19, x0
    13a4:	stp	xzr, xzr, [sp, #200]
    13a8:	ldr	x1, [sp, #160]
    13ac:	ldurb	w27, [x0, #-1]
    13b0:	cmp	w27, #0x3d
    13b4:	cset	w25, eq  // eq = none
    13b8:	cmp	w27, #0x3a
    13bc:	csinc	w25, w25, wzr, ne  // ne = any
    13c0:	cbz	x1, 158c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2cc>
    13c4:	add	x0, sp, #0x100
    13c8:	mov	w3, #0x0                   	// #0
    13cc:	add	x4, x0, #0x10
    13d0:	str	x0, [sp, #152]
    13d4:	ldr	x2, [sp, #168]
    13d8:	str	x4, [sp, #256]
    13dc:	add	x2, x1, x2
    13e0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13e4:	cbnz	w25, 15a8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2e8>
    13e8:	ldr	x0, [x26]
    13ec:	ldr	x1, [x0]
    13f0:	cbz	x1, 1504 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x244>
    13f4:	add	x0, sp, #0xe8
    13f8:	add	x28, sp, #0xb8
    13fc:	add	x27, sp, #0xd8
    1400:	mov	x19, #0x8                   	// #8
    1404:	str	x0, [sp, #144]
    1408:	b	1430 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x170>
    140c:	ldr	x1, [sp, #104]
    1410:	ldr	x0, [sp, #288]
    1414:	cmp	x0, x1
    1418:	b.eq	1420 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x160>  // b.none
    141c:	bl	0 <_ZdlPv>
    1420:	ldr	x0, [x26]
    1424:	ldr	x1, [x0, x19]
    1428:	add	x19, x19, #0x8
    142c:	cbz	x1, 1504 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x244>
    1430:	stp	x1, x28, [sp, #320]
    1434:	mov	w1, #0x503                 	// #1283
    1438:	mov	x8, x24
    143c:	mov	x0, x22
    1440:	strh	w1, [sp, #336]
    1444:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1448:	ldp	x1, x2, [sp, #256]
    144c:	mov	w3, #0x1                   	// #1
    1450:	ldp	x7, x6, [sp, #288]
    1454:	mov	w4, w20
    1458:	mov	x0, x27
    145c:	stp	x7, x6, [sp, #216]
    1460:	bl	0 <_ZNK4llvm9StringRef13edit_distanceES0_bj>
    1464:	ldr	x1, [sp, #208]
    1468:	cmp	x1, #0x0
    146c:	ccmp	w25, #0x0, #0x4, eq  // eq = none
    1470:	cinc	w3, w0, ne  // ne = any
    1474:	cmp	w3, w20
    1478:	b.cs	140c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x14c>  // b.hs, b.nlast
    147c:	ldp	x1, x0, [sp, #136]
    1480:	stp	x24, x1, [sp, #232]
    1484:	mov	x8, x22
    1488:	str	w3, [sp, #120]
    148c:	mov	w1, #0x504                 	// #1284
    1490:	strh	w1, [sp, #248]
    1494:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1498:	ldr	x1, [sp, #320]
    149c:	add	x2, x22, #0x10
    14a0:	ldr	w3, [sp, #120]
    14a4:	cmp	x1, x2
    14a8:	ldr	x0, [x23]
    14ac:	b.eq	1548 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x288>  // b.none
    14b0:	add	x2, x23, #0x10
    14b4:	cmp	x0, x2
    14b8:	ldp	x4, x2, [sp, #328]
    14bc:	stp	x1, x4, [x23]
    14c0:	b.eq	157c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2bc>  // b.none
    14c4:	ldr	x1, [x23, #16]
    14c8:	str	x2, [x23, #16]
    14cc:	cbz	x0, 1580 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2c0>
    14d0:	str	x0, [sp, #320]
    14d4:	str	x1, [sp, #336]
    14d8:	str	xzr, [sp, #328]
    14dc:	add	x1, x22, #0x10
    14e0:	strb	wzr, [x0]
    14e4:	ldr	x0, [sp, #320]
    14e8:	cmp	x0, x1
    14ec:	b.eq	14fc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x23c>  // b.none
    14f0:	str	w3, [sp, #120]
    14f4:	bl	0 <_ZdlPv>
    14f8:	ldr	w3, [sp, #120]
    14fc:	mov	w20, w3
    1500:	b	140c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x14c>
    1504:	ldr	x1, [sp, #152]
    1508:	ldr	x0, [sp, #256]
    150c:	add	x1, x1, #0x10
    1510:	cmp	x0, x1
    1514:	b.eq	1344 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x84>  // b.none
    1518:	add	x26, x26, #0x40
    151c:	bl	0 <_ZdlPv>
    1520:	cmp	x21, x26
    1524:	b.ne	1350 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x90>  // b.any
    1528:	mov	w0, w20
    152c:	ldp	x19, x20, [sp, #16]
    1530:	ldp	x21, x22, [sp, #32]
    1534:	ldp	x23, x24, [sp, #48]
    1538:	ldp	x25, x26, [sp, #64]
    153c:	ldp	x27, x28, [sp, #80]
    1540:	ldp	x29, x30, [sp], #352
    1544:	ret
    1548:	ldr	x2, [sp, #328]
    154c:	cbz	x2, 156c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2ac>
    1550:	cmp	x2, #0x1
    1554:	b.eq	1720 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x460>  // b.none
    1558:	str	w3, [sp, #120]
    155c:	bl	0 <memcpy>
    1560:	ldr	w3, [sp, #120]
    1564:	ldr	x0, [x23]
    1568:	ldr	x2, [sp, #328]
    156c:	str	x2, [x23, #8]
    1570:	strb	wzr, [x0, x2]
    1574:	ldr	x0, [sp, #320]
    1578:	b	14d8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x218>
    157c:	str	x2, [x23, #16]
    1580:	add	x0, x22, #0x10
    1584:	str	x0, [sp, #320]
    1588:	b	14d8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x218>
    158c:	add	x0, sp, #0x100
    1590:	str	x0, [sp, #152]
    1594:	add	x0, sp, #0x110
    1598:	str	x0, [sp, #256]
    159c:	str	xzr, [sp, #264]
    15a0:	strb	wzr, [sp, #272]
    15a4:	cbz	w25, 13e8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x128>
    15a8:	mov	x1, x22
    15ac:	add	x0, sp, #0xa0
    15b0:	mov	x3, #0x0                   	// #0
    15b4:	mov	x2, #0x1                   	// #1
    15b8:	strb	w27, [sp, #320]
    15bc:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
    15c0:	cmn	x0, #0x1
    15c4:	b.eq	1758 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x498>  // b.none
    15c8:	mov	x19, #0x0                   	// #0
    15cc:	ldr	x2, [sp, #168]
    15d0:	cbnz	x0, 1704 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x444>
    15d4:	add	x0, x0, #0x1
    15d8:	ldr	x1, [sp, #160]
    15dc:	cmp	x0, x2
    15e0:	csel	x0, x0, x2, ls  // ls = plast
    15e4:	sub	x2, x2, x0
    15e8:	add	x0, x1, x0
    15ec:	stp	x0, x2, [sp, #200]
    15f0:	cbz	x1, 16e0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x420>
    15f4:	add	x2, x1, x19
    15f8:	add	x28, x22, #0x10
    15fc:	mov	x0, x22
    1600:	mov	w3, #0x0                   	// #0
    1604:	str	x28, [sp, #320]
    1608:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    160c:	ldr	x0, [sp, #256]
    1610:	ldr	x1, [sp, #320]
    1614:	mov	x2, x0
    1618:	cmp	x1, x28
    161c:	b.eq	17e8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x528>  // b.none
    1620:	ldr	x0, [sp, #152]
    1624:	ldr	x3, [sp, #328]
    1628:	stp	x1, x3, [sp, #256]
    162c:	add	x0, x0, #0x10
    1630:	cmp	x2, x0
    1634:	ldr	x0, [sp, #336]
    1638:	b.eq	1710 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x450>  // b.none
    163c:	ldr	x1, [sp, #272]
    1640:	str	x0, [sp, #272]
    1644:	cbz	x2, 1714 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x454>
    1648:	str	x2, [sp, #320]
    164c:	str	x1, [sp, #336]
    1650:	str	xzr, [sp, #328]
    1654:	add	x1, x22, #0x10
    1658:	strb	wzr, [x2]
    165c:	ldr	x0, [sp, #320]
    1660:	cmp	x0, x1
    1664:	b.eq	166c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3ac>  // b.none
    1668:	bl	0 <_ZdlPv>
    166c:	ldr	x2, [sp, #168]
    1670:	mov	x28, #0xffffffffffffffff    	// #-1
    1674:	cbz	x2, 169c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3dc>
    1678:	ldr	x3, [sp, #160]
    167c:	mov	w1, w27
    1680:	str	x3, [sp, #120]
    1684:	mov	x0, x3
    1688:	bl	0 <memchr>
    168c:	cmp	x0, #0x0
    1690:	ldr	x3, [sp, #120]
    1694:	sub	x3, x0, x3
    1698:	csel	x28, x3, x28, ne  // ne = any
    169c:	cmp	x28, x19
    16a0:	b.ne	13e8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x128>  // b.any
    16a4:	ldp	x1, x28, [sp, #256]
    16a8:	mov	x2, #0xf                   	// #15
    16ac:	ldr	x0, [sp, #152]
    16b0:	add	x0, x0, #0x10
    16b4:	cmp	x1, x0
    16b8:	add	x19, x28, #0x1
    16bc:	ldr	x0, [sp, #272]
    16c0:	csel	x0, x0, x2, ne  // ne = any
    16c4:	cmp	x19, x0
    16c8:	b.hi	1768 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x4a8>  // b.pmore
    16cc:	strb	w27, [x1, x28]
    16d0:	str	x19, [sp, #264]
    16d4:	ldr	x0, [sp, #256]
    16d8:	strb	wzr, [x0, x19]
    16dc:	b	13e8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x128>
    16e0:	add	x0, x22, #0x10
    16e4:	str	x0, [sp, #320]
    16e8:	ldr	x0, [sp, #256]
    16ec:	mov	x2, #0x0                   	// #0
    16f0:	strb	wzr, [sp, #336]
    16f4:	str	x2, [sp, #264]
    16f8:	strb	wzr, [x0, x2]
    16fc:	ldr	x2, [sp, #320]
    1700:	b	1650 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x390>
    1704:	cmp	x0, x2
    1708:	csel	x19, x0, x2, ls  // ls = plast
    170c:	b	15d4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x314>
    1710:	str	x0, [sp, #272]
    1714:	add	x2, x22, #0x10
    1718:	str	x2, [sp, #320]
    171c:	b	1650 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x390>
    1720:	ldrb	w1, [sp, #336]
    1724:	strb	w1, [x0]
    1728:	ldr	x0, [x23]
    172c:	ldr	x2, [sp, #328]
    1730:	str	x2, [x23, #8]
    1734:	strb	wzr, [x0, x2]
    1738:	ldr	x0, [sp, #320]
    173c:	b	14d8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x218>
    1740:	mov	w20, #0xffffffff            	// #-1
    1744:	mov	w0, w20
    1748:	ldp	x19, x20, [sp, #16]
    174c:	ldp	x21, x22, [sp, #32]
    1750:	ldp	x29, x30, [sp], #352
    1754:	ret
    1758:	mov	x2, #0x0                   	// #0
    175c:	mov	x0, #0x0                   	// #0
    1760:	ldp	x1, x19, [sp, #160]
    1764:	b	15ec <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x32c>
    1768:	ldr	x0, [sp, #152]
    176c:	mov	x1, x28
    1770:	mov	x4, #0x1                   	// #1
    1774:	mov	x3, #0x0                   	// #0
    1778:	mov	x2, #0x0                   	// #0
    177c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
    1780:	ldr	x1, [sp, #256]
    1784:	b	16cc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x40c>
    1788:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    178c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1790:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1794:	add	x3, x3, #0x0
    1798:	add	x1, x1, #0x0
    179c:	add	x0, x0, #0x0
    17a0:	mov	w2, #0xfc                  	// #252
    17a4:	stp	x19, x20, [sp, #16]
    17a8:	stp	x21, x22, [sp, #32]
    17ac:	stp	x23, x24, [sp, #48]
    17b0:	stp	x25, x26, [sp, #64]
    17b4:	stp	x27, x28, [sp, #80]
    17b8:	bl	0 <__assert_fail>
    17bc:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17c0:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17c4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17c8:	add	x3, x3, #0x0
    17cc:	add	x1, x1, #0x0
    17d0:	add	x0, x0, #0x0
    17d4:	mov	w2, #0xc6                  	// #198
    17d8:	stp	x23, x24, [sp, #48]
    17dc:	stp	x25, x26, [sp, #64]
    17e0:	stp	x27, x28, [sp, #80]
    17e4:	bl	0 <__assert_fail>
    17e8:	ldr	x2, [sp, #328]
    17ec:	cbz	x2, 16f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x434>
    17f0:	cmp	x2, #0x1
    17f4:	b.eq	1808 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x548>  // b.none
    17f8:	bl	0 <memcpy>
    17fc:	ldr	x0, [sp, #256]
    1800:	ldr	x2, [sp, #328]
    1804:	b	16f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x434>
    1808:	ldrb	w1, [sp, #336]
    180c:	strb	w1, [x0]
    1810:	ldr	x0, [sp, #256]
    1814:	ldr	x2, [sp, #328]
    1818:	b	16f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x434>
    181c:	nop

0000000000001820 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0>:
    1820:	stp	x29, x30, [sp, #-176]!
    1824:	mov	x29, sp
    1828:	stp	x23, x24, [sp, #48]
    182c:	mov	x24, x0
    1830:	ldr	x0, [x0]
    1834:	stp	x27, x28, [sp, #80]
    1838:	cbz	x0, 193c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x11c>
    183c:	ldr	x28, [x0]
    1840:	cbz	x28, 193c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x11c>
    1844:	stp	x19, x20, [sp, #16]
    1848:	add	x20, sp, #0x70
    184c:	mov	x27, x2
    1850:	mov	x23, x3
    1854:	stp	x21, x22, [sp, #32]
    1858:	add	x22, sp, #0xa0
    185c:	add	x21, x20, #0x10
    1860:	stp	x25, x26, [sp, #64]
    1864:	mov	x25, x1
    1868:	mov	x19, #0x8                   	// #8
    186c:	mov	x26, #0x3fffffffffffffff    	// #4611686018427387903
    1870:	mov	x0, x28
    1874:	str	x21, [sp, #112]
    1878:	bl	0 <strlen>
    187c:	add	x2, x28, x0
    1880:	mov	x1, x28
    1884:	mov	w3, #0x0                   	// #0
    1888:	mov	x0, x20
    188c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1890:	ldr	x28, [x25]
    1894:	mov	x0, x28
    1898:	bl	0 <strlen>
    189c:	ldr	x3, [sp, #120]
    18a0:	mov	x2, x0
    18a4:	sub	x3, x26, x3
    18a8:	cmp	x0, x3
    18ac:	b.hi	19a8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x188>  // b.pmore
    18b0:	mov	x1, x28
    18b4:	mov	x0, x20
    18b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    18bc:	mov	x1, x0
    18c0:	str	x22, [sp, #144]
    18c4:	ldr	x2, [x1], #16
    18c8:	cmp	x2, x1
    18cc:	b.eq	197c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x15c>  // b.none
    18d0:	ldr	x3, [x0, #16]
    18d4:	str	x2, [sp, #144]
    18d8:	str	x3, [sp, #160]
    18dc:	ldr	x2, [x0, #8]
    18e0:	str	x2, [sp, #152]
    18e4:	stp	x1, xzr, [x0]
    18e8:	mov	w28, #0x0                   	// #0
    18ec:	ldp	x1, x2, [sp, #144]
    18f0:	strb	wzr, [x0, #16]
    18f4:	cmp	x2, x23
    18f8:	b.eq	1954 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x134>  // b.none
    18fc:	cmp	x1, x22
    1900:	b.eq	190c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0xec>  // b.none
    1904:	mov	x0, x1
    1908:	bl	0 <_ZdlPv>
    190c:	ldr	x0, [sp, #112]
    1910:	cmp	x0, x21
    1914:	b.eq	191c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0xfc>  // b.none
    1918:	bl	0 <_ZdlPv>
    191c:	cbnz	w28, 1988 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x168>
    1920:	ldr	x0, [x24]
    1924:	ldr	x28, [x0, x19]
    1928:	add	x19, x19, #0x8
    192c:	cbnz	x28, 1870 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0x50>
    1930:	ldp	x19, x20, [sp, #16]
    1934:	ldp	x21, x22, [sp, #32]
    1938:	ldp	x25, x26, [sp, #64]
    193c:	mov	w28, #0x0                   	// #0
    1940:	mov	w0, w28
    1944:	ldp	x23, x24, [sp, #48]
    1948:	ldp	x27, x28, [sp, #80]
    194c:	ldp	x29, x30, [sp], #176
    1950:	ret
    1954:	mov	w28, #0x1                   	// #1
    1958:	cbz	x23, 18fc <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0xdc>
    195c:	mov	x2, x23
    1960:	mov	x0, x27
    1964:	str	x1, [sp, #104]
    1968:	bl	0 <memcmp>
    196c:	cmp	w0, #0x0
    1970:	cset	w28, eq  // eq = none
    1974:	ldr	x1, [sp, #104]
    1978:	b	18fc <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0xdc>
    197c:	ldp	x2, x3, [x0, #16]
    1980:	stp	x2, x3, [sp, #160]
    1984:	b	18dc <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0+0xbc>
    1988:	mov	w0, w28
    198c:	ldp	x19, x20, [sp, #16]
    1990:	ldp	x21, x22, [sp, #32]
    1994:	ldp	x23, x24, [sp, #48]
    1998:	ldp	x25, x26, [sp, #64]
    199c:	ldp	x27, x28, [sp, #80]
    19a0:	ldp	x29, x30, [sp], #176
    19a4:	ret
    19a8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    19ac:	add	x0, x0, #0x0
    19b0:	bl	0 <_ZSt20__throw_length_errorPKc>
    19b4:	nop

00000000000019b8 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_>:
    19b8:	stp	x29, x30, [sp, #-64]!
    19bc:	mov	x29, sp
    19c0:	stp	x19, x20, [sp, #16]
    19c4:	ldr	w20, [x0, #36]
    19c8:	stp	x21, x22, [sp, #32]
    19cc:	mov	x21, x0
    19d0:	ldp	x19, x0, [x0]
    19d4:	sub	x0, x0, x19
    19d8:	cmp	x20, x0, asr #6
    19dc:	b.cs	1a50 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x98>  // b.hs, b.nlast
    19e0:	asr	x22, x0, #6
    19e4:	stp	x23, x24, [sp, #48]
    19e8:	mov	x24, x1
    19ec:	mov	x23, x2
    19f0:	b	1a00 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x48>
    19f4:	cmp	x20, x22
    19f8:	b.cs	1a4c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x94>  // b.hs, b.nlast
    19fc:	ldr	x19, [x21]
    1a00:	add	x19, x19, x20, lsl #6
    1a04:	mov	x0, x24
    1a08:	add	x20, x20, #0x1
    1a0c:	mov	x3, #0x0                   	// #0
    1a10:	cbz	x24, 1a1c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x64>
    1a14:	bl	0 <strlen>
    1a18:	mov	x3, x0
    1a1c:	mov	x2, x24
    1a20:	add	x1, x19, #0x8
    1a24:	mov	x0, x19
    1a28:	bl	1820 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0>
    1a2c:	ands	w0, w0, #0xff
    1a30:	b.eq	19f4 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x3c>  // b.none
    1a34:	str	x23, [x19, #56]
    1a38:	ldp	x19, x20, [sp, #16]
    1a3c:	ldp	x21, x22, [sp, #32]
    1a40:	ldp	x23, x24, [sp, #48]
    1a44:	ldp	x29, x30, [sp], #64
    1a48:	ret
    1a4c:	ldp	x23, x24, [sp, #48]
    1a50:	mov	w0, #0x0                   	// #0
    1a54:	ldp	x19, x20, [sp, #16]
    1a58:	ldp	x21, x22, [sp, #32]
    1a5c:	ldp	x29, x30, [sp], #64
    1a60:	ret
    1a64:	nop

0000000000001a68 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_>:
    1a68:	stp	x29, x30, [sp, #-320]!
    1a6c:	mov	x29, sp
    1a70:	stp	x19, x20, [sp, #16]
    1a74:	stp	x21, x22, [sp, #32]
    1a78:	mov	x21, x0
    1a7c:	ldr	w22, [x0, #36]
    1a80:	ldp	x19, x0, [x0]
    1a84:	stp	x23, x24, [sp, #48]
    1a88:	mov	x23, x8
    1a8c:	sub	x0, x0, x19
    1a90:	cmp	x22, x0, asr #6
    1a94:	b.cs	1ccc <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x264>  // b.hs, b.nlast
    1a98:	mov	x24, x3
    1a9c:	mov	x20, x4
    1aa0:	stp	x25, x26, [sp, #64]
    1aa4:	mov	x25, x2
    1aa8:	asr	x26, x0, #6
    1aac:	stp	x27, x28, [sp, #80]
    1ab0:	mov	x27, x1
    1ab4:	add	x19, x19, x22, lsl #6
    1ab8:	mov	x2, x27
    1abc:	mov	x3, x25
    1ac0:	add	x1, x19, #0x8
    1ac4:	mov	x0, x19
    1ac8:	ldr	x4, [x19, #56]
    1acc:	cbz	x4, 1c48 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1e0>
    1ad0:	bl	1820 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE.isra.0>
    1ad4:	tst	w0, #0xff
    1ad8:	b.eq	1c48 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1e0>  // b.none
    1adc:	ldr	x0, [x19, #56]
    1ae0:	add	x25, sp, #0xb0
    1ae4:	add	x2, x25, #0x10
    1ae8:	mov	x1, #0x800000000           	// #34359738368
    1aec:	str	x0, [sp, #144]
    1af0:	mov	x6, #0x0                   	// #0
    1af4:	stp	x2, x1, [sp, #176]
    1af8:	cbz	x0, 1b04 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x9c>
    1afc:	bl	0 <strlen>
    1b00:	mov	x6, x0
    1b04:	add	x26, sp, #0x90
    1b08:	mov	x1, x25
    1b0c:	mov	x0, x26
    1b10:	adrp	x2, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1b14:	mov	w5, #0x0                   	// #0
    1b18:	add	x2, x2, #0x0
    1b1c:	mov	w4, #0xffffffff            	// #-1
    1b20:	mov	x3, #0x1                   	// #1
    1b24:	str	x6, [sp, #152]
    1b28:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
    1b2c:	ldr	x19, [sp, #176]
    1b30:	stp	xzr, xzr, [sp, #120]
    1b34:	ldr	w22, [sp, #184]
    1b38:	str	xzr, [sp, #136]
    1b3c:	add	x22, x19, x22, lsl #4
    1b40:	cmp	x19, x22
    1b44:	b.eq	1cec <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x284>  // b.none
    1b48:	add	x0, sp, #0x78
    1b4c:	add	x27, x26, #0x10
    1b50:	str	x0, [sp, #104]
    1b54:	b	1b94 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x12c>
    1b58:	mov	x2, x20
    1b5c:	mov	x1, x24
    1b60:	mov	x0, x28
    1b64:	bl	0 <memcmp>
    1b68:	cbnz	w0, 1b88 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x120>
    1b6c:	mov	x2, x20
    1b70:	mov	x1, x28
    1b74:	mov	x0, x24
    1b78:	bl	0 <memcmp>
    1b7c:	cbnz	w0, 1c7c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x214>
    1b80:	cmp	x21, x20
    1b84:	b.ne	1c7c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x214>  // b.any
    1b88:	add	x19, x19, #0x10
    1b8c:	cmp	x22, x19
    1b90:	b.eq	1c00 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x198>  // b.none
    1b94:	ldr	x21, [x19, #8]
    1b98:	cmp	x21, x20
    1b9c:	b.cc	1b88 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x120>  // b.lo, b.ul, b.last
    1ba0:	ldr	x28, [x19]
    1ba4:	cbnz	x20, 1b58 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xf0>
    1ba8:	cbz	x21, 1b88 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x120>
    1bac:	cbnz	x28, 1c7c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x214>
    1bb0:	stp	x27, xzr, [sp, #144]
    1bb4:	strb	wzr, [sp, #160]
    1bb8:	ldp	x1, x0, [sp, #128]
    1bbc:	cmp	x1, x0
    1bc0:	b.eq	1c5c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1f4>  // b.none
    1bc4:	add	x0, x1, #0x10
    1bc8:	str	x0, [x1]
    1bcc:	ldr	x0, [sp, #144]
    1bd0:	cmp	x0, x27
    1bd4:	b.eq	1cb8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x250>  // b.none
    1bd8:	str	x0, [x1]
    1bdc:	ldr	x0, [sp, #160]
    1be0:	str	x0, [x1, #16]
    1be4:	ldr	x0, [sp, #152]
    1be8:	str	x0, [x1, #8]
    1bec:	add	x1, x1, #0x20
    1bf0:	str	x1, [sp, #128]
    1bf4:	add	x19, x19, #0x10
    1bf8:	cmp	x22, x19
    1bfc:	b.ne	1b94 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x12c>  // b.any
    1c00:	ldp	x2, x1, [sp, #120]
    1c04:	ldr	x0, [sp, #136]
    1c08:	ldr	x22, [sp, #176]
    1c0c:	stp	x2, x1, [x23]
    1c10:	add	x25, x25, #0x10
    1c14:	str	x0, [x23, #16]
    1c18:	cmp	x22, x25
    1c1c:	b.eq	1c98 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x230>  // b.none
    1c20:	mov	x0, x22
    1c24:	bl	0 <free>
    1c28:	mov	x0, x23
    1c2c:	ldp	x19, x20, [sp, #16]
    1c30:	ldp	x21, x22, [sp, #32]
    1c34:	ldp	x23, x24, [sp, #48]
    1c38:	ldp	x25, x26, [sp, #64]
    1c3c:	ldp	x27, x28, [sp, #80]
    1c40:	ldp	x29, x30, [sp], #320
    1c44:	ret
    1c48:	add	x22, x22, #0x1
    1c4c:	cmp	x26, x22
    1c50:	b.ls	1cc4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x25c>  // b.plast
    1c54:	ldr	x19, [x21]
    1c58:	b	1ab4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x4c>
    1c5c:	ldr	x0, [sp, #104]
    1c60:	mov	x2, x26
    1c64:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c68:	ldr	x0, [sp, #144]
    1c6c:	cmp	x0, x27
    1c70:	b.eq	1b88 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x120>  // b.none
    1c74:	bl	0 <_ZdlPv>
    1c78:	b	1b88 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x120>
    1c7c:	add	x2, x28, x21
    1c80:	mov	x1, x28
    1c84:	mov	x0, x26
    1c88:	mov	w3, #0x0                   	// #0
    1c8c:	str	x27, [sp, #144]
    1c90:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c94:	b	1bb8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x150>
    1c98:	mov	x0, x23
    1c9c:	ldp	x19, x20, [sp, #16]
    1ca0:	ldp	x21, x22, [sp, #32]
    1ca4:	ldp	x23, x24, [sp, #48]
    1ca8:	ldp	x25, x26, [sp, #64]
    1cac:	ldp	x27, x28, [sp, #80]
    1cb0:	ldp	x29, x30, [sp], #320
    1cb4:	ret
    1cb8:	ldp	x2, x3, [sp, #160]
    1cbc:	stp	x2, x3, [x1, #16]
    1cc0:	b	1be4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x17c>
    1cc4:	ldp	x25, x26, [sp, #64]
    1cc8:	ldp	x27, x28, [sp, #80]
    1ccc:	stp	xzr, xzr, [x23]
    1cd0:	mov	x0, x23
    1cd4:	str	xzr, [x23, #16]
    1cd8:	ldp	x19, x20, [sp, #16]
    1cdc:	ldp	x21, x22, [sp, #32]
    1ce0:	ldp	x23, x24, [sp, #48]
    1ce4:	ldp	x29, x30, [sp], #320
    1ce8:	ret
    1cec:	mov	x0, #0x0                   	// #0
    1cf0:	mov	x1, #0x0                   	// #0
    1cf4:	mov	x2, #0x0                   	// #0
    1cf8:	b	1c0c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a4>
    1cfc:	nop

0000000000001d00 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt>:
    1d00:	stp	x29, x30, [sp, #-352]!
    1d04:	and	w3, w3, #0xffff
    1d08:	mov	x29, sp
    1d0c:	stp	x25, x26, [sp, #64]
    1d10:	mov	x25, x2
    1d14:	mov	x2, x0
    1d18:	str	x1, [sp, #136]
    1d1c:	str	x0, [sp, #176]
    1d20:	ldr	x0, [x0]
    1d24:	stp	x27, x28, [sp, #80]
    1d28:	mov	x28, x8
    1d2c:	ldr	x1, [x2, #8]
    1d30:	str	w3, [sp, #188]
    1d34:	ldr	w2, [x2, #36]
    1d38:	sub	x1, x1, x0
    1d3c:	stp	xzr, xzr, [x8]
    1d40:	asr	x3, x1, #6
    1d44:	str	xzr, [x8, #16]
    1d48:	str	x2, [sp, #104]
    1d4c:	cmp	x2, x1, asr #6
    1d50:	str	x3, [sp, #168]
    1d54:	b.cs	21ac <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x4ac>  // b.hs, b.nlast
    1d58:	add	x27, sp, #0xe0
    1d5c:	add	x1, sp, #0xc0
    1d60:	add	x26, sp, #0xd0
    1d64:	stp	x19, x20, [sp, #16]
    1d68:	stp	x21, x22, [sp, #32]
    1d6c:	stp	x23, x24, [sp, #48]
    1d70:	add	x23, x27, #0x10
    1d74:	str	x1, [sp, #144]
    1d78:	b	1d9c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x9c>
    1d7c:	ldr	x0, [sp, #104]
    1d80:	ldr	x1, [sp, #168]
    1d84:	add	x0, x0, #0x1
    1d88:	str	x0, [sp, #104]
    1d8c:	cmp	x1, x0
    1d90:	b.ls	21a0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x4a0>  // b.plast
    1d94:	ldr	x0, [sp, #176]
    1d98:	ldr	x0, [x0]
    1d9c:	ldr	x1, [sp, #104]
    1da0:	lsl	x1, x1, #6
    1da4:	add	x19, x0, x1
    1da8:	ldr	x0, [x0, x1]
    1dac:	cbz	x0, 1d7c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x7c>
    1db0:	ldr	x1, [x19, #16]
    1db4:	cbz	x1, 2180 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x480>
    1db8:	ldrh	w1, [x19, #38]
    1dbc:	ldr	w2, [sp, #188]
    1dc0:	tst	w2, w1
    1dc4:	b.ne	1d7c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x7c>  // b.any
    1dc8:	ldr	x24, [x0]
    1dcc:	cbz	x24, 1d7c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x7c>
    1dd0:	add	x0, sp, #0x120
    1dd4:	add	x20, sp, #0x100
    1dd8:	add	x21, sp, #0x140
    1ddc:	mov	x22, #0x8                   	// #8
    1de0:	str	x0, [sp, #112]
    1de4:	add	x0, sp, #0x130
    1de8:	str	x0, [sp, #152]
    1dec:	b	1f28 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x228>
    1df0:	str	x2, [sp, #320]
    1df4:	ldr	x2, [x0, #16]
    1df8:	str	x2, [sp, #336]
    1dfc:	ldr	x2, [x0, #8]
    1e00:	str	x2, [sp, #328]
    1e04:	stp	x1, xzr, [x0]
    1e08:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
    1e0c:	strb	wzr, [x0, #16]
    1e10:	ldr	x0, [sp, #328]
    1e14:	cmp	x0, x2
    1e18:	b.eq	21c0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x4c0>  // b.none
    1e1c:	adrp	x24, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e20:	add	x1, x24, #0x0
    1e24:	mov	x2, #0x1                   	// #1
    1e28:	mov	x0, x21
    1e2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1e30:	mov	x1, x0
    1e34:	str	x26, [sp, #192]
    1e38:	ldr	x2, [x1], #16
    1e3c:	cmp	x2, x1
    1e40:	b.eq	1fe0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e0>  // b.none
    1e44:	ldr	x3, [x0, #16]
    1e48:	str	x2, [sp, #192]
    1e4c:	str	x3, [sp, #208]
    1e50:	ldr	x2, [x0, #8]
    1e54:	str	x2, [sp, #200]
    1e58:	stp	x1, xzr, [x0]
    1e5c:	add	x1, x21, #0x10
    1e60:	strb	wzr, [x0, #16]
    1e64:	ldr	x0, [sp, #320]
    1e68:	cmp	x0, x1
    1e6c:	b.eq	1e74 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x174>  // b.none
    1e70:	bl	0 <_ZdlPv>
    1e74:	ldr	x0, [sp, #256]
    1e78:	add	x1, x20, #0x10
    1e7c:	cmp	x0, x1
    1e80:	b.eq	1e88 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x188>  // b.none
    1e84:	bl	0 <_ZdlPv>
    1e88:	ldr	x0, [sp, #224]
    1e8c:	cmp	x0, x23
    1e90:	b.eq	1e98 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x198>  // b.none
    1e94:	bl	0 <_ZdlPv>
    1e98:	ldr	x1, [x19, #16]
    1e9c:	ldr	x3, [sp, #200]
    1ea0:	cbz	x1, 1ed8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1d8>
    1ea4:	mov	x0, x1
    1ea8:	stp	x1, x3, [sp, #120]
    1eac:	bl	0 <strlen>
    1eb0:	ldr	x3, [sp, #128]
    1eb4:	mov	x4, #0x3fffffffffffffff    	// #4611686018427387903
    1eb8:	mov	x2, x0
    1ebc:	sub	x3, x4, x3
    1ec0:	cmp	x0, x3
    1ec4:	b.hi	21c0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x4c0>  // b.pmore
    1ec8:	ldr	x1, [sp, #120]
    1ecc:	ldr	x0, [sp, #144]
    1ed0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1ed4:	ldr	x3, [sp, #200]
    1ed8:	cmp	x25, x3
    1edc:	ldr	x3, [sp, #192]
    1ee0:	b.hi	1f08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x208>  // b.pmore
    1ee4:	cbz	x25, 215c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x45c>
    1ee8:	ldr	x1, [sp, #136]
    1eec:	mov	x2, x25
    1ef0:	mov	x0, x3
    1ef4:	str	x3, [sp, #120]
    1ef8:	bl	0 <memcmp>
    1efc:	cbz	w0, 2000 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x300>
    1f00:	ldr	x3, [sp, #120]
    1f04:	nop
    1f08:	cmp	x3, x26
    1f0c:	b.eq	1f18 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x218>  // b.none
    1f10:	mov	x0, x3
    1f14:	bl	0 <_ZdlPv>
    1f18:	ldr	x0, [x19]
    1f1c:	ldr	x24, [x0, x22]
    1f20:	add	x22, x22, #0x8
    1f24:	cbz	x24, 1d7c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x7c>
    1f28:	mov	x0, x24
    1f2c:	str	x23, [sp, #224]
    1f30:	bl	0 <strlen>
    1f34:	add	x2, x24, x0
    1f38:	mov	x1, x24
    1f3c:	mov	x0, x27
    1f40:	mov	w3, #0x0                   	// #0
    1f44:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1f48:	ldr	x24, [x19, #8]
    1f4c:	add	x0, x20, #0x10
    1f50:	str	x0, [sp, #256]
    1f54:	mov	x2, #0xffffffffffffffff    	// #-1
    1f58:	cbz	x24, 1f68 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x268>
    1f5c:	mov	x0, x24
    1f60:	bl	0 <strlen>
    1f64:	add	x2, x24, x0
    1f68:	mov	x1, x24
    1f6c:	mov	x0, x20
    1f70:	mov	w3, #0x0                   	// #0
    1f74:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1f78:	ldp	x3, x4, [sp, #224]
    1f7c:	mov	x6, #0xf                   	// #15
    1f80:	ldp	x1, x2, [sp, #256]
    1f84:	ldr	x0, [sp, #240]
    1f88:	cmp	x3, x23
    1f8c:	csel	x0, x0, x6, ne  // ne = any
    1f90:	add	x5, x4, x2
    1f94:	cmp	x5, x0
    1f98:	b.ls	1fb4 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2b4>  // b.plast
    1f9c:	ldr	x0, [sp, #272]
    1fa0:	add	x7, x20, #0x10
    1fa4:	cmp	x1, x7
    1fa8:	csel	x0, x0, x6, ne  // ne = any
    1fac:	cmp	x5, x0
    1fb0:	b.ls	1fec <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2ec>  // b.plast
    1fb4:	mov	x0, x27
    1fb8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1fbc:	mov	x1, x0
    1fc0:	add	x2, x21, #0x10
    1fc4:	str	x2, [sp, #320]
    1fc8:	ldr	x2, [x1], #16
    1fcc:	cmp	x2, x1
    1fd0:	b.ne	1df0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xf0>  // b.any
    1fd4:	ldp	x2, x3, [x0, #16]
    1fd8:	stp	x2, x3, [sp, #336]
    1fdc:	b	1dfc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xfc>
    1fe0:	ldp	x2, x3, [x0, #16]
    1fe4:	stp	x2, x3, [sp, #208]
    1fe8:	b	1e50 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x150>
    1fec:	mov	x0, x20
    1ff0:	mov	x2, #0x0                   	// #0
    1ff4:	mov	x1, #0x0                   	// #0
    1ff8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1ffc:	b	1fbc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2bc>
    2000:	ldr	x0, [sp, #136]
    2004:	mov	w3, #0x0                   	// #0
    2008:	ldr	x4, [sp, #152]
    200c:	mov	x1, x0
    2010:	add	x2, x0, x25
    2014:	str	x4, [sp, #288]
    2018:	ldr	x0, [sp, #112]
    201c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2020:	ldr	x1, [sp, #296]
    2024:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
    2028:	cmp	x1, x0
    202c:	b.eq	21c0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x4c0>  // b.none
    2030:	ldr	x0, [sp, #112]
    2034:	add	x1, x24, #0x0
    2038:	mov	x2, #0x1                   	// #1
    203c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    2040:	add	x1, x21, #0x10
    2044:	str	x1, [sp, #320]
    2048:	mov	x1, x0
    204c:	ldr	x2, [x1], #16
    2050:	cmp	x2, x1
    2054:	b.eq	2174 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x474>  // b.none
    2058:	str	x2, [sp, #320]
    205c:	ldr	x2, [x0, #16]
    2060:	str	x2, [sp, #336]
    2064:	ldr	x2, [x0, #8]
    2068:	str	x2, [sp, #328]
    206c:	str	xzr, [x0, #8]
    2070:	strb	wzr, [x0, #16]
    2074:	ldr	x3, [sp, #200]
    2078:	ldr	x4, [sp, #328]
    207c:	str	x1, [x0]
    2080:	cmp	x3, x4
    2084:	csel	x2, x3, x4, ls  // ls = plast
    2088:	ldr	x1, [sp, #320]
    208c:	cbz	x2, 20b0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x3b0>
    2090:	ldr	x0, [sp, #192]
    2094:	stp	x1, x3, [sp, #120]
    2098:	mov	w24, #0x1                   	// #1
    209c:	str	x4, [sp, #160]
    20a0:	bl	0 <memcmp>
    20a4:	ldp	x1, x3, [sp, #120]
    20a8:	ldr	x4, [sp, #160]
    20ac:	cbnz	w0, 20d8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x3d8>
    20b0:	sub	x3, x3, x4
    20b4:	mov	x0, #0x7fffffff            	// #2147483647
    20b8:	mov	w24, #0x1                   	// #1
    20bc:	cmp	x3, x0
    20c0:	b.gt	20d8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x3d8>
    20c4:	mov	x0, #0xffffffff80000000    	// #-2147483648
    20c8:	cmp	x3, x0
    20cc:	b.lt	20d8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x3d8>  // b.tstop
    20d0:	cmp	w3, #0x0
    20d4:	cset	w24, ne  // ne = any
    20d8:	add	x0, x21, #0x10
    20dc:	cmp	x1, x0
    20e0:	b.eq	20ec <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x3ec>  // b.none
    20e4:	mov	x0, x1
    20e8:	bl	0 <_ZdlPv>
    20ec:	ldr	x1, [sp, #112]
    20f0:	ldr	x0, [sp, #288]
    20f4:	add	x1, x1, #0x10
    20f8:	cmp	x0, x1
    20fc:	b.eq	2104 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x404>  // b.none
    2100:	bl	0 <_ZdlPv>
    2104:	cbz	w24, 2154 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x454>
    2108:	ldp	x0, x1, [x28, #8]
    210c:	cmp	x0, x1
    2110:	b.eq	2144 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x444>  // b.none
    2114:	add	x1, x0, #0x10
    2118:	mov	w3, #0x0                   	// #0
    211c:	ldr	x2, [sp, #200]
    2120:	str	x1, [x0]
    2124:	ldr	x1, [sp, #192]
    2128:	add	x2, x1, x2
    212c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2130:	ldr	x0, [x28, #8]
    2134:	ldr	x3, [sp, #192]
    2138:	add	x0, x0, #0x20
    213c:	str	x0, [x28, #8]
    2140:	b	1f08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x208>
    2144:	ldr	x2, [sp, #144]
    2148:	mov	x1, x0
    214c:	mov	x0, x28
    2150:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2154:	ldr	x3, [sp, #192]
    2158:	b	1f08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x208>
    215c:	ldr	x0, [sp, #136]
    2160:	cbnz	x0, 2000 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x300>
    2164:	ldr	x0, [sp, #152]
    2168:	stp	x0, xzr, [sp, #288]
    216c:	strb	wzr, [sp, #304]
    2170:	b	2030 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x330>
    2174:	ldp	x2, x3, [x0, #16]
    2178:	stp	x2, x3, [sp, #336]
    217c:	b	2064 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x364>
    2180:	ldrh	w1, [x19, #40]
    2184:	cbnz	w1, 1db8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xb8>
    2188:	ldr	x0, [sp, #104]
    218c:	ldr	x1, [sp, #168]
    2190:	add	x0, x0, #0x1
    2194:	str	x0, [sp, #104]
    2198:	cmp	x1, x0
    219c:	b.hi	1d94 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x94>  // b.pmore
    21a0:	ldp	x19, x20, [sp, #16]
    21a4:	ldp	x21, x22, [sp, #32]
    21a8:	ldp	x23, x24, [sp, #48]
    21ac:	mov	x0, x28
    21b0:	ldp	x25, x26, [sp, #64]
    21b4:	ldp	x27, x28, [sp, #80]
    21b8:	ldp	x29, x30, [sp], #352
    21bc:	ret
    21c0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    21c4:	add	x0, x0, #0x0
    21c8:	bl	0 <_ZSt20__throw_length_errorPKc>
    21cc:	nop

00000000000021d0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>:
    21d0:	stp	x29, x30, [sp, #-368]!
    21d4:	mov	x29, sp
    21d8:	stp	x21, x22, [sp, #32]
    21dc:	mov	x22, x2
    21e0:	ldp	x7, x2, [x1, #16]
    21e4:	stp	x19, x20, [sp, #16]
    21e8:	mov	x19, x0
    21ec:	and	w0, w6, #0xff
    21f0:	stp	x23, x24, [sp, #48]
    21f4:	mov	x20, x1
    21f8:	stp	x25, x26, [sp, #64]
    21fc:	mov	x25, x3
    2200:	sub	x7, x7, x2
    2204:	str	w4, [sp, #104]
    2208:	cmp	x7, #0x9
    220c:	str	w5, [sp, #112]
    2210:	str	w0, [sp, #132]
    2214:	b.ls	2df8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc28>  // b.plast
    2218:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    221c:	add	x0, x0, #0x0
    2220:	mov	x21, x1
    2224:	ldr	x1, [x0]
    2228:	str	x1, [x2]
    222c:	ldrh	w0, [x0, #8]
    2230:	strh	w0, [x2, #8]
    2234:	ldr	x0, [x20, #24]
    2238:	add	x0, x0, #0xa
    223c:	str	x0, [x20, #24]
    2240:	cbz	x25, 2778 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5a8>
    2244:	mov	x0, x25
    2248:	bl	0 <strlen>
    224c:	mov	x24, x0
    2250:	ldp	x1, x0, [x21, #16]
    2254:	sub	x1, x1, x0
    2258:	cmp	x24, x1
    225c:	b.hi	2764 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x594>  // b.pmore
    2260:	cbz	x24, 2780 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5b0>
    2264:	mov	x1, x25
    2268:	mov	x2, x24
    226c:	bl	0 <memcpy>
    2270:	ldp	x1, x3, [x21, #16]
    2274:	add	x0, x3, x24
    2278:	str	x0, [x21, #24]
    227c:	sub	x1, x1, x0
    2280:	cmp	x1, #0x1
    2284:	b.hi	2788 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5b8>  // b.pmore
    2288:	mov	x0, x21
    228c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2290:	mov	x2, #0x2                   	// #2
    2294:	add	x1, x1, #0x0
    2298:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    229c:	ldp	x0, x1, [x20, #16]
    22a0:	sub	x0, x0, x1
    22a4:	cmp	x0, #0x6
    22a8:	b.ls	27ac <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5dc>  // b.plast
    22ac:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    22b0:	add	x0, x0, #0x0
    22b4:	mov	x21, x20
    22b8:	ldr	w2, [x0]
    22bc:	ldur	w0, [x0, #3]
    22c0:	str	w2, [x1]
    22c4:	stur	w0, [x1, #3]
    22c8:	ldr	x0, [x20, #24]
    22cc:	add	x0, x0, #0x7
    22d0:	str	x0, [x20, #24]
    22d4:	cbz	x22, 27c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5f8>
    22d8:	mov	x0, x22
    22dc:	bl	0 <strlen>
    22e0:	mov	x24, x0
    22e4:	ldp	x1, x0, [x21, #16]
    22e8:	sub	x1, x1, x0
    22ec:	cmp	x24, x1
    22f0:	b.hi	2c64 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa94>  // b.pmore
    22f4:	cbz	x24, 27d0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x600>
    22f8:	mov	x1, x22
    22fc:	mov	x2, x24
    2300:	bl	0 <memcpy>
    2304:	ldp	x1, x3, [x21, #16]
    2308:	add	x0, x3, x24
    230c:	str	x0, [x21, #24]
    2310:	sub	x1, x1, x0
    2314:	cmp	x1, #0x1
    2318:	b.hi	27d8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x608>  // b.pmore
    231c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2320:	mov	x0, x21
    2324:	add	x1, x1, #0x0
    2328:	mov	x2, #0x2                   	// #2
    232c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2330:	ldp	x0, x21, [x19]
    2334:	add	x1, sp, #0x110
    2338:	str	x1, [sp, #96]
    233c:	add	x1, sp, #0x118
    2340:	str	wzr, [sp, #280]
    2344:	str	xzr, [sp, #288]
    2348:	stp	x1, x1, [sp, #296]
    234c:	sub	x21, x21, x0
    2350:	str	xzr, [sp, #312]
    2354:	asr	x21, x21, #6
    2358:	cbz	w21, 2920 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x750>
    235c:	add	x1, sp, #0xf0
    2360:	add	x2, sp, #0x140
    2364:	mov	x23, #0x0                   	// #0
    2368:	sub	w21, w21, #0x1
    236c:	stp	x1, x2, [sp, #144]
    2370:	add	x1, sp, #0x100
    2374:	str	x20, [sp, #168]
    2378:	mov	x20, x23
    237c:	stp	x27, x28, [sp, #80]
    2380:	str	x1, [sp, #120]
    2384:	add	x1, sp, #0x150
    2388:	str	x1, [sp, #136]
    238c:	nop
    2390:	lsl	x23, x20, #6
    2394:	mov	w28, w20
    2398:	add	x0, x0, x23
    239c:	add	w24, w20, #0x1
    23a0:	ldrb	w1, [x0, #36]
    23a4:	cbz	w1, 2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>
    23a8:	ldr	w1, [sp, #104]
    23ac:	ldrh	w22, [x0, #38]
    23b0:	cbz	w1, 23bc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1ec>
    23b4:	tst	w22, w1
    23b8:	b.eq	2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>  // b.none
    23bc:	ldr	w1, [sp, #112]
    23c0:	ands	w22, w22, w1
    23c4:	b.ne	2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>  // b.any
    23c8:	ldr	x25, [x0, #16]
    23cc:	ldr	w0, [sp, #132]
    23d0:	cmp	x25, #0x0
    23d4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
    23d8:	b.ne	27f0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x620>  // b.any
    23dc:	cbz	x25, 2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>
    23e0:	mov	w1, w24
    23e4:	mov	x0, x19
    23e8:	bl	160 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    23ec:	mov	x27, x0
    23f0:	mov	w1, w24
    23f4:	mov	x0, x19
    23f8:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    23fc:	mov	x6, x0
    2400:	ldr	x0, [x0]
    2404:	ldr	x26, [x0]
    2408:	cbz	x26, 2de4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc14>
    240c:	add	x24, sp, #0xd0
    2410:	mov	x0, x26
    2414:	str	x6, [sp, #160]
    2418:	bl	0 <strlen>
    241c:	add	x3, x24, #0x10
    2420:	add	x2, x26, x0
    2424:	mov	x1, x26
    2428:	mov	x0, x24
    242c:	str	x3, [sp, #208]
    2430:	mov	w3, #0x0                   	// #0
    2434:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2438:	ldr	x6, [sp, #160]
    243c:	mov	x2, #0x0                   	// #0
    2440:	ldr	x1, [x6, #8]
    2444:	cbz	x1, 2478 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a8>
    2448:	mov	x0, x1
    244c:	str	x1, [sp, #160]
    2450:	str	x6, [sp, #176]
    2454:	bl	0 <strlen>
    2458:	ldr	x4, [sp, #216]
    245c:	mov	x3, #0x3fffffffffffffff    	// #4611686018427387903
    2460:	mov	x2, x0
    2464:	sub	x3, x3, x4
    2468:	cmp	x3, x0
    246c:	ldr	x1, [sp, #160]
    2470:	ldr	x6, [sp, #176]
    2474:	b.cc	2910 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x740>  // b.lo, b.ul, b.last
    2478:	mov	x0, x24
    247c:	str	x6, [sp, #160]
    2480:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    2484:	ldr	x6, [sp, #160]
    2488:	ldrb	w1, [x6, #36]
    248c:	cmp	w1, #0x2
    2490:	b.ls	325c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x108c>  // b.plast
    2494:	sub	w0, w1, #0x4
    2498:	and	w0, w0, #0xff
    249c:	cmp	w0, #0x8
    24a0:	b.hi	2510 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x340>  // b.pmore
    24a4:	mov	x4, #0x1                   	// #1
    24a8:	mov	x2, #0x9c0                 	// #2496
    24ac:	lsl	x1, x4, x1
    24b0:	tst	x1, x2
    24b4:	b.ne	2e14 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc44>  // b.any
    24b8:	mov	x2, #0x1210                	// #4624
    24bc:	tst	x1, x2
    24c0:	b.eq	2894 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6c4>  // b.none
    24c4:	ldp	x1, x0, [x19]
    24c8:	sub	x0, x0, x1
    24cc:	asr	x0, x0, #6
    24d0:	cmp	w28, w0
    24d4:	b.cs	2874 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a4>  // b.hs, b.nlast
    24d8:	add	x23, x1, x23
    24dc:	mov	x22, #0x3fffffffffffffff    	// #4611686018427387903
    24e0:	ldr	x0, [sp, #216]
    24e4:	ldr	x23, [x23, #24]
    24e8:	sub	x22, x22, x0
    24ec:	cbz	x23, 3000 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe30>
    24f0:	mov	x0, x23
    24f4:	bl	0 <strlen>
    24f8:	mov	x2, x0
    24fc:	cmp	x0, x22
    2500:	b.hi	2910 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x740>  // b.pmore
    2504:	mov	x1, x23
    2508:	mov	x0, x24
    250c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    2510:	ldr	x0, [sp, #120]
    2514:	str	x0, [sp, #240]
    2518:	mov	x2, #0xffffffffffffffff    	// #-1
    251c:	cbz	x27, 252c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x35c>
    2520:	mov	x0, x27
    2524:	bl	0 <strlen>
    2528:	add	x2, x27, x0
    252c:	ldr	x0, [sp, #144]
    2530:	mov	x1, x27
    2534:	mov	w3, #0x0                   	// #0
    2538:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    253c:	ldr	x23, [sp, #288]
    2540:	ldr	x0, [sp, #96]
    2544:	add	x22, x0, #0x8
    2548:	cbz	x23, 25ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x41c>
    254c:	ldp	x26, x28, [sp, #240]
    2550:	ldr	x27, [x23, #40]
    2554:	cmp	x27, x28
    2558:	csel	x2, x27, x28, ls  // ls = plast
    255c:	cbz	x2, 2570 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3a0>
    2560:	ldr	x0, [x23, #32]
    2564:	mov	x1, x26
    2568:	bl	0 <memcmp>
    256c:	cbnz	w0, 258c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3bc>
    2570:	sub	x0, x27, x28
    2574:	mov	x1, #0x7fffffff            	// #2147483647
    2578:	cmp	x0, x1
    257c:	b.gt	2590 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3c0>
    2580:	mov	x1, #0xffffffff80000000    	// #-2147483648
    2584:	cmp	x0, x1
    2588:	b.lt	295c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x78c>  // b.tstop
    258c:	tbnz	w0, #31, 295c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x78c>
    2590:	mov	x22, x23
    2594:	ldr	x23, [x23, #16]
    2598:	cbnz	x23, 2550 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x380>
    259c:	ldr	x0, [sp, #96]
    25a0:	add	x0, x0, #0x8
    25a4:	cmp	x22, x0
    25a8:	b.eq	25ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x41c>  // b.none
    25ac:	ldr	x23, [x22, #40]
    25b0:	cmp	x28, x23
    25b4:	csel	x2, x28, x23, ls  // ls = plast
    25b8:	cbz	x2, 25cc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3fc>
    25bc:	ldr	x1, [x22, #32]
    25c0:	mov	x0, x26
    25c4:	bl	0 <memcmp>
    25c8:	cbnz	w0, 25e8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x418>
    25cc:	sub	x0, x28, x23
    25d0:	mov	x1, #0x7fffffff            	// #2147483647
    25d4:	cmp	x0, x1
    25d8:	b.gt	2d34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb64>
    25dc:	mov	x1, #0xffffffff80000000    	// #-2147483648
    25e0:	cmp	x0, x1
    25e4:	b.lt	25ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x41c>  // b.tstop
    25e8:	tbz	w0, #31, 2d34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb64>
    25ec:	mov	x0, #0x58                  	// #88
    25f0:	bl	0 <_Znwm>
    25f4:	mov	x28, x0
    25f8:	add	x1, x0, #0x30
    25fc:	add	x26, x0, #0x20
    2600:	str	x1, [sp, #160]
    2604:	ldr	x0, [sp, #240]
    2608:	str	x1, [x28, #32]
    260c:	ldr	x1, [sp, #120]
    2610:	cmp	x0, x1
    2614:	b.eq	2ff4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe24>  // b.none
    2618:	ldr	x1, [sp, #256]
    261c:	str	x0, [x28, #32]
    2620:	str	x1, [x28, #48]
    2624:	add	x27, x28, #0x40
    2628:	str	xzr, [x28, #64]
    262c:	ldr	x0, [sp, #120]
    2630:	strb	wzr, [sp, #256]
    2634:	ldr	x23, [sp, #248]
    2638:	stp	x0, xzr, [sp, #240]
    263c:	ldr	x0, [sp, #96]
    2640:	str	x23, [x28, #40]
    2644:	stp	xzr, xzr, [x27, #8]
    2648:	add	x0, x0, #0x8
    264c:	cmp	x22, x0
    2650:	b.eq	2ebc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xcec>  // b.none
    2654:	ldp	x1, x6, [x22, #32]
    2658:	ldr	x7, [x28, #32]
    265c:	cmp	x23, x6
    2660:	csel	x2, x23, x6, ls  // ls = plast
    2664:	cbz	x2, 3020 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe50>
    2668:	mov	x0, x7
    266c:	stp	x7, x1, [sp, #176]
    2670:	stp	x2, x6, [sp, #192]
    2674:	bl	0 <memcmp>
    2678:	cmp	w0, #0x0
    267c:	ldp	x7, x1, [sp, #176]
    2680:	ldp	x2, x6, [sp, #192]
    2684:	cbnz	w0, 2c7c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xaac>
    2688:	sub	x0, x23, x6
    268c:	mov	x8, #0x7fffffff            	// #2147483647
    2690:	cmp	x0, x8
    2694:	b.gt	26ac <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4dc>
    2698:	mov	x8, #0xffffffff80000000    	// #-2147483648
    269c:	cmp	x0, x8
    26a0:	b.lt	2c80 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xab0>  // b.tstop
    26a4:	tbnz	w0, #31, 2c80 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xab0>
    26a8:	cbz	x2, 26c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4f4>
    26ac:	mov	x0, x1
    26b0:	mov	x1, x7
    26b4:	stp	x7, x6, [sp, #176]
    26b8:	bl	0 <memcmp>
    26bc:	ldp	x7, x6, [sp, #176]
    26c0:	cbnz	w0, 26e0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x510>
    26c4:	sub	x0, x6, x23
    26c8:	mov	x1, #0x7fffffff            	// #2147483647
    26cc:	cmp	x0, x1
    26d0:	b.gt	2fcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdfc>
    26d4:	mov	x1, #0xffffffff80000000    	// #-2147483648
    26d8:	cmp	x0, x1
    26dc:	b.lt	26e4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x514>  // b.tstop
    26e0:	tbz	w0, #31, 2fcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdfc>
    26e4:	ldr	x0, [sp, #304]
    26e8:	str	x7, [sp, #176]
    26ec:	cmp	x0, x22
    26f0:	b.eq	2fec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe1c>  // b.none
    26f4:	mov	x0, x22
    26f8:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    26fc:	ldr	x8, [x0, #40]
    2700:	mov	x6, x0
    2704:	cmp	x23, x8
    2708:	csel	x2, x23, x8, ls  // ls = plast
    270c:	cbz	x2, 2730 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x560>
    2710:	ldr	x1, [x0, #32]
    2714:	stp	x6, x8, [sp, #184]
    2718:	ldr	x7, [sp, #176]
    271c:	mov	x0, x7
    2720:	bl	0 <memcmp>
    2724:	mov	w1, w0
    2728:	ldp	x6, x8, [sp, #184]
    272c:	cbnz	w0, 274c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x57c>
    2730:	sub	x1, x23, x8
    2734:	mov	x0, #0x7fffffff            	// #2147483647
    2738:	cmp	x1, x0
    273c:	b.gt	2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2740:	mov	x0, #0xffffffff80000000    	// #-2147483648
    2744:	cmp	x1, x0
    2748:	b.lt	2750 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x580>  // b.tstop
    274c:	tbz	w1, #31, 2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2750:	ldr	x0, [x22, #24]
    2754:	cmp	x0, #0x0
    2758:	cset	w23, ne  // ne = any
    275c:	csel	x22, x6, x22, ne  // ne = any
    2760:	b	2cf8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb28>
    2764:	mov	x0, x21
    2768:	mov	x2, x24
    276c:	mov	x1, x25
    2770:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2774:	mov	x21, x0
    2778:	ldp	x1, x0, [x21, #16]
    277c:	sub	x1, x1, x0
    2780:	cmp	x1, #0x1
    2784:	b.ls	2288 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb8>  // b.plast
    2788:	mov	w1, #0xa0a                 	// #2570
    278c:	strh	w1, [x0]
    2790:	ldr	x0, [x21, #24]
    2794:	add	x0, x0, #0x2
    2798:	str	x0, [x21, #24]
    279c:	ldp	x0, x1, [x20, #16]
    27a0:	sub	x0, x0, x1
    27a4:	cmp	x0, #0x6
    27a8:	b.hi	22ac <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdc>  // b.pmore
    27ac:	mov	x0, x20
    27b0:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    27b4:	mov	x2, #0x7                   	// #7
    27b8:	add	x1, x1, #0x0
    27bc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    27c0:	mov	x21, x0
    27c4:	cbnz	x22, 22d8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x108>
    27c8:	ldp	x1, x0, [x21, #16]
    27cc:	sub	x1, x1, x0
    27d0:	cmp	x1, #0x1
    27d4:	b.ls	231c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x14c>  // b.plast
    27d8:	mov	w1, #0xa0a                 	// #2570
    27dc:	strh	w1, [x0]
    27e0:	ldr	x0, [x21, #24]
    27e4:	add	x0, x0, #0x2
    27e8:	str	x0, [x21, #24]
    27ec:	b	2330 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x160>
    27f0:	mov	w1, w24
    27f4:	mov	x0, x19
    27f8:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    27fc:	mov	x2, x0
    2800:	mov	x0, x1
    2804:	cbz	x2, 323c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x106c>
    2808:	cbz	x1, 3274 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x10a4>
    280c:	ldrh	w1, [x2, #42]
    2810:	bl	448 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    2814:	cbz	x0, 2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>
    2818:	ldr	w0, [x0, #32]
    281c:	cbz	w0, 2874 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a4>
    2820:	ldp	x2, x1, [x19]
    2824:	sub	w0, w0, #0x1
    2828:	sub	x1, x1, x2
    282c:	asr	x1, x1, #6
    2830:	cmp	w0, w1
    2834:	b.cs	2874 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a4>  // b.hs, b.nlast
    2838:	ubfiz	x0, x0, #6, #32
    283c:	add	x0, x2, x0
    2840:	ldr	x25, [x0, #16]
    2844:	cbnz	x25, 23e0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x210>
    2848:	cmp	x21, x20
    284c:	b.eq	2968 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x798>  // b.none
    2850:	mov	x0, #0xfffffffe            	// #4294967294
    2854:	cmp	x20, x0
    2858:	b.eq	2874 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a4>  // b.none
    285c:	ldp	x0, x1, [x19]
    2860:	add	x20, x20, #0x1
    2864:	sub	x1, x1, x0
    2868:	asr	x1, x1, #6
    286c:	cmp	w1, w20
    2870:	b.hi	2390 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c0>  // b.pmore
    2874:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2878:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    287c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2880:	add	x3, x3, #0x0
    2884:	add	x1, x1, #0x0
    2888:	add	x0, x0, #0x0
    288c:	mov	w2, #0x4e                  	// #78
    2890:	bl	0 <__assert_fail>
    2894:	tbz	w1, #10, 2510 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x340>
    2898:	ldp	x1, x0, [x19]
    289c:	sub	x0, x0, x1
    28a0:	asr	x0, x0, #6
    28a4:	cmp	w28, w0
    28a8:	b.cs	2874 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a4>  // b.hs, b.nlast
    28ac:	add	x1, x1, x23
    28b0:	ldr	x23, [x1, #24]
    28b4:	cbz	x23, 2e5c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc8c>
    28b8:	ldp	x1, x28, [sp, #208]
    28bc:	add	x0, x24, #0x10
    28c0:	mov	x2, #0xf                   	// #15
    28c4:	cmp	x1, x0
    28c8:	add	x22, x28, #0x1
    28cc:	ldr	x0, [sp, #224]
    28d0:	csel	x0, x0, x2, ne  // ne = any
    28d4:	cmp	x22, x0
    28d8:	b.hi	3218 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1048>  // b.pmore
    28dc:	mov	w0, #0x20                  	// #32
    28e0:	strb	w0, [x1, x28]
    28e4:	str	x22, [sp, #216]
    28e8:	mov	x0, x23
    28ec:	ldr	x1, [sp, #208]
    28f0:	strb	wzr, [x1, x22]
    28f4:	bl	0 <strlen>
    28f8:	mov	x2, x0
    28fc:	ldr	x1, [sp, #216]
    2900:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
    2904:	sub	x0, x0, x1
    2908:	cmp	x2, x0
    290c:	b.ls	2504 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x334>  // b.plast
    2910:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2914:	add	x0, x0, #0x0
    2918:	bl	0 <_ZSt20__throw_length_errorPKc>
    291c:	ldp	x27, x28, [sp, #80]
    2920:	ldr	x0, [x20, #8]
    2924:	ldr	x1, [x20, #24]
    2928:	cmp	x1, x0
    292c:	b.eq	2938 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x768>  // b.none
    2930:	mov	x0, x20
    2934:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    2938:	ldr	x0, [sp, #96]
    293c:	ldr	x1, [sp, #288]
    2940:	bl	b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    2944:	ldp	x19, x20, [sp, #16]
    2948:	ldp	x21, x22, [sp, #32]
    294c:	ldp	x23, x24, [sp, #48]
    2950:	ldp	x25, x26, [sp, #64]
    2954:	ldp	x29, x30, [sp], #368
    2958:	ret
    295c:	ldr	x23, [x23, #24]
    2960:	cbnz	x23, 2550 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x380>
    2964:	b	259c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3cc>
    2968:	ldr	x0, [sp, #96]
    296c:	ldr	x19, [sp, #296]
    2970:	add	x0, x0, #0x8
    2974:	ldr	x20, [sp, #168]
    2978:	cmp	x19, x0
    297c:	b.eq	291c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x74c>  // b.none
    2980:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2984:	add	x0, x0, #0x0
    2988:	adrp	x27, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    298c:	add	x1, x27, #0x0
    2990:	stp	x1, x0, [sp, #104]
    2994:	mov	x0, x19
    2998:	ldr	x21, [x19, #40]
    299c:	ldr	x1, [x0, #40]
    29a0:	ldr	x22, [x20, #24]
    29a4:	cmp	x21, x1
    29a8:	b.eq	2b60 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x990>  // b.none
    29ac:	nop
    29b0:	ldr	x0, [x20, #16]
    29b4:	cmp	x0, x22
    29b8:	b.eq	2c4c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa7c>  // b.none
    29bc:	mov	w0, #0xa                   	// #10
    29c0:	strb	w0, [x22]
    29c4:	ldr	x22, [x20, #24]
    29c8:	add	x22, x22, #0x1
    29cc:	str	x22, [x20, #24]
    29d0:	ldp	x23, x21, [x19, #32]
    29d4:	ldr	x1, [x20, #16]
    29d8:	sub	x1, x1, x22
    29dc:	cmp	x1, x21
    29e0:	b.cc	2c20 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa50>  // b.lo, b.ul, b.last
    29e4:	mov	x0, x20
    29e8:	cbnz	x21, 2b8c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x9bc>
    29ec:	cmp	x1, #0x1
    29f0:	b.ls	2bb8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x9e8>  // b.plast
    29f4:	mov	w1, #0xa3a                 	// #2618
    29f8:	strh	w1, [x22]
    29fc:	ldr	x1, [x0, #24]
    2a00:	add	x1, x1, #0x2
    2a04:	str	x1, [x0, #24]
    2a08:	ldp	x28, x0, [x19, #64]
    2a0c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    2a10:	movk	x1, #0xaaab
    2a14:	sub	x0, x0, x28
    2a18:	asr	x0, x0, #4
    2a1c:	mul	x0, x0, x1
    2a20:	cbz	w0, 2b2c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x95c>
    2a24:	sub	w21, w0, #0x1
    2a28:	add	x3, x28, #0x38
    2a2c:	mov	w4, #0x30                  	// #48
    2a30:	add	x1, x28, #0x8
    2a34:	mov	w23, #0x0                   	// #0
    2a38:	umaddl	x0, w21, w4, x3
    2a3c:	nop
    2a40:	ldr	x3, [x1]
    2a44:	cmp	w3, #0x17
    2a48:	b.hi	2a54 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x884>  // b.pmore
    2a4c:	cmp	w23, w3
    2a50:	csel	w23, w23, w3, cs  // cs = hs, nlast
    2a54:	add	x1, x1, #0x30
    2a58:	cmp	x0, x1
    2a5c:	b.ne	2a40 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x870>  // b.any
    2a60:	add	x21, x21, #0x1
    2a64:	add	w25, w23, #0x2
    2a68:	mov	x22, #0x0                   	// #0
    2a6c:	mov	w24, #0xa                   	// #10
    2a70:	add	x21, x21, x21, lsl #1
    2a74:	lsl	x21, x21, #4
    2a78:	b	2aa4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8d4>
    2a7c:	cbnz	x26, 2bec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa1c>
    2a80:	cmp	x5, x4
    2a84:	b.ls	2b14 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x944>  // b.plast
    2a88:	add	x0, x4, #0x1
    2a8c:	str	x0, [x28, #24]
    2a90:	strb	w24, [x4]
    2a94:	add	x22, x22, #0x30
    2a98:	cmp	x21, x22
    2a9c:	b.eq	2b2c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x95c>  // b.none
    2aa0:	ldr	x28, [x19, #64]
    2aa4:	add	x27, x28, x22
    2aa8:	mov	w1, #0x2                   	// #2
    2aac:	mov	x0, x20
    2ab0:	ldr	x3, [x27, #8]
    2ab4:	sub	w26, w23, w3
    2ab8:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    2abc:	ldr	x1, [x28, x22]
    2ac0:	ldr	x2, [x27, #8]
    2ac4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2ac8:	tbnz	w26, #31, 2bc8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x9f8>
    2acc:	add	w1, w26, #0x1
    2ad0:	mov	x0, x20
    2ad4:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    2ad8:	mov	x28, x0
    2adc:	ldr	x1, [x19, #64]
    2ae0:	ldp	x5, x4, [x0, #16]
    2ae4:	add	x1, x1, x22
    2ae8:	ldr	x26, [x1, #40]
    2aec:	sub	x6, x5, x4
    2af0:	cmp	x6, x26
    2af4:	ldr	x1, [x1, #32]
    2af8:	b.cs	2a7c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8ac>  // b.hs, b.nlast
    2afc:	mov	x2, x26
    2b00:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2b04:	ldp	x5, x4, [x0, #16]
    2b08:	mov	x28, x0
    2b0c:	cmp	x5, x4
    2b10:	b.hi	2a88 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8b8>  // b.pmore
    2b14:	mov	x0, x28
    2b18:	add	x22, x22, #0x30
    2b1c:	mov	w1, #0xa                   	// #10
    2b20:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    2b24:	cmp	x21, x22
    2b28:	b.ne	2aa0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8d0>  // b.any
    2b2c:	mov	x0, x19
    2b30:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    2b34:	ldr	x1, [sp, #96]
    2b38:	mov	x19, x0
    2b3c:	add	x1, x1, #0x8
    2b40:	cmp	x0, x1
    2b44:	b.eq	291c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x74c>  // b.none
    2b48:	ldr	x0, [sp, #296]
    2b4c:	ldr	x21, [x19, #40]
    2b50:	ldr	x1, [x0, #40]
    2b54:	ldr	x22, [x20, #24]
    2b58:	cmp	x21, x1
    2b5c:	b.ne	29b0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7e0>  // b.any
    2b60:	ldr	x23, [x19, #32]
    2b64:	cbz	x21, 2c3c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa6c>
    2b68:	ldr	x1, [x0, #32]
    2b6c:	mov	x2, x21
    2b70:	mov	x0, x23
    2b74:	bl	0 <memcmp>
    2b78:	cbnz	w0, 29b0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7e0>
    2b7c:	ldr	x0, [x20, #16]
    2b80:	sub	x0, x0, x22
    2b84:	cmp	x21, x0
    2b88:	b.hi	2c20 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa50>  // b.pmore
    2b8c:	mov	x1, x23
    2b90:	mov	x0, x22
    2b94:	mov	x2, x21
    2b98:	bl	0 <memcpy>
    2b9c:	ldp	x1, x22, [x20, #16]
    2ba0:	mov	x0, x20
    2ba4:	add	x22, x22, x21
    2ba8:	str	x22, [x20, #24]
    2bac:	sub	x1, x1, x22
    2bb0:	cmp	x1, #0x1
    2bb4:	b.hi	29f4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x824>  // b.pmore
    2bb8:	ldr	x1, [sp, #112]
    2bbc:	mov	x2, #0x2                   	// #2
    2bc0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2bc4:	b	2a08 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x838>
    2bc8:	ldp	x1, x0, [x20, #16]
    2bcc:	cmp	x1, x0
    2bd0:	b.eq	2c08 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa38>  // b.none
    2bd4:	strb	w24, [x0]
    2bd8:	mov	w26, w25
    2bdc:	ldr	x0, [x20, #24]
    2be0:	add	x0, x0, #0x1
    2be4:	str	x0, [x20, #24]
    2be8:	b	2acc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8fc>
    2bec:	mov	x0, x4
    2bf0:	mov	x2, x26
    2bf4:	bl	0 <memcpy>
    2bf8:	ldp	x5, x4, [x28, #16]
    2bfc:	add	x4, x4, x26
    2c00:	str	x4, [x28, #24]
    2c04:	b	2a80 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8b0>
    2c08:	ldr	x1, [sp, #104]
    2c0c:	mov	x0, x20
    2c10:	mov	x2, #0x1                   	// #1
    2c14:	mov	w26, w25
    2c18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c1c:	b	2acc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8fc>
    2c20:	mov	x1, x23
    2c24:	mov	x2, x21
    2c28:	mov	x0, x20
    2c2c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c30:	ldp	x1, x22, [x0, #16]
    2c34:	sub	x1, x1, x22
    2c38:	b	29ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x81c>
    2c3c:	ldr	x1, [x20, #16]
    2c40:	mov	x0, x20
    2c44:	sub	x1, x1, x22
    2c48:	b	29ec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x81c>
    2c4c:	ldr	x1, [sp, #104]
    2c50:	mov	x0, x20
    2c54:	mov	x2, #0x1                   	// #1
    2c58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c5c:	ldr	x22, [x20, #24]
    2c60:	b	29d0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x800>
    2c64:	mov	x0, x21
    2c68:	mov	x2, x24
    2c6c:	mov	x1, x22
    2c70:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c74:	mov	x21, x0
    2c78:	b	27c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5f8>
    2c7c:	b.ge	26ac <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4dc>  // b.tcont
    2c80:	ldr	x0, [sp, #296]
    2c84:	str	x7, [sp, #176]
    2c88:	cmp	x0, x22
    2c8c:	b.eq	3210 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1040>  // b.none
    2c90:	mov	x0, x22
    2c94:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    2c98:	ldr	x8, [x0, #40]
    2c9c:	mov	x6, x0
    2ca0:	cmp	x23, x8
    2ca4:	csel	x2, x23, x8, ls  // ls = plast
    2ca8:	cbz	x2, 2cc8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xaf8>
    2cac:	ldr	x0, [x0, #32]
    2cb0:	stp	x6, x8, [sp, #184]
    2cb4:	ldr	x7, [sp, #176]
    2cb8:	mov	x1, x7
    2cbc:	bl	0 <memcmp>
    2cc0:	ldp	x6, x8, [sp, #184]
    2cc4:	cbnz	w0, 2ce4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb14>
    2cc8:	sub	x0, x8, x23
    2ccc:	mov	x1, #0x7fffffff            	// #2147483647
    2cd0:	cmp	x0, x1
    2cd4:	b.gt	2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2cd8:	mov	x1, #0xffffffff80000000    	// #-2147483648
    2cdc:	cmp	x0, x1
    2ce0:	b.lt	2ce8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb18>  // b.tstop
    2ce4:	tbz	w0, #31, 2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2ce8:	ldr	x0, [x6, #24]
    2cec:	cmp	x0, #0x0
    2cf0:	csel	x22, x22, x6, ne  // ne = any
    2cf4:	cset	w23, ne  // ne = any
    2cf8:	ldr	x0, [sp, #96]
    2cfc:	add	x0, x0, #0x8
    2d00:	cmp	x22, x0
    2d04:	csinc	w23, w23, wzr, ne  // ne = any
    2d08:	cbz	w23, 3034 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe64>
    2d0c:	ldr	x1, [sp, #96]
    2d10:	mov	x2, x22
    2d14:	mov	w0, w23
    2d18:	mov	x22, x28
    2d1c:	add	x3, x1, #0x8
    2d20:	mov	x1, x28
    2d24:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
    2d28:	ldr	x0, [sp, #312]
    2d2c:	add	x0, x0, #0x1
    2d30:	str	x0, [sp, #312]
    2d34:	ldp	x1, x2, [sp, #208]
    2d38:	add	x4, x22, #0x40
    2d3c:	ldr	x0, [sp, #152]
    2d40:	mov	w3, #0x0                   	// #0
    2d44:	ldr	x23, [sp, #136]
    2d48:	str	x4, [sp, #160]
    2d4c:	add	x2, x1, x2
    2d50:	str	x23, [sp, #320]
    2d54:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2d58:	str	x25, [sp, #352]
    2d5c:	mov	x0, x25
    2d60:	bl	0 <strlen>
    2d64:	str	x0, [sp, #360]
    2d68:	ldr	x4, [sp, #160]
    2d6c:	ldr	x28, [x4, #8]
    2d70:	ldr	x0, [x4, #16]
    2d74:	cmp	x28, x0
    2d78:	b.eq	2f34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd64>  // b.none
    2d7c:	add	x0, x28, #0x10
    2d80:	str	x0, [x28]
    2d84:	ldr	x0, [sp, #320]
    2d88:	cmp	x0, x23
    2d8c:	b.eq	2e50 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc80>  // b.none
    2d90:	str	x0, [x28]
    2d94:	ldr	x0, [sp, #336]
    2d98:	str	x0, [x28, #16]
    2d9c:	ldr	x0, [sp, #328]
    2da0:	str	x0, [x28, #8]
    2da4:	ldr	x0, [x4, #8]
    2da8:	ldp	x2, x3, [sp, #352]
    2dac:	stp	x2, x3, [x28, #32]
    2db0:	add	x0, x0, #0x30
    2db4:	str	x0, [x4, #8]
    2db8:	ldr	x1, [sp, #120]
    2dbc:	ldr	x0, [sp, #240]
    2dc0:	cmp	x0, x1
    2dc4:	b.eq	2dcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xbfc>  // b.none
    2dc8:	bl	0 <_ZdlPv>
    2dcc:	ldr	x0, [sp, #208]
    2dd0:	add	x24, x24, #0x10
    2dd4:	cmp	x0, x24
    2dd8:	b.eq	2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>  // b.none
    2ddc:	bl	0 <_ZdlPv>
    2de0:	b	2848 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x678>
    2de4:	add	x24, sp, #0xd0
    2de8:	strb	wzr, [sp, #224]
    2dec:	add	x0, x24, #0x10
    2df0:	stp	x0, xzr, [sp, #208]
    2df4:	b	243c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x26c>
    2df8:	mov	x0, x20
    2dfc:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2e00:	mov	x2, #0xa                   	// #10
    2e04:	add	x1, x1, #0x0
    2e08:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2e0c:	mov	x21, x0
    2e10:	b	2240 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x70>
    2e14:	ldp	x2, x26, [sp, #208]
    2e18:	add	x0, x24, #0x10
    2e1c:	mov	x3, #0xf                   	// #15
    2e20:	cmp	x2, x0
    2e24:	add	x22, x26, #0x1
    2e28:	ldr	x0, [sp, #224]
    2e2c:	csel	x0, x0, x3, ne  // ne = any
    2e30:	cmp	x22, x0
    2e34:	b.hi	2ea0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xcd0>  // b.pmore
    2e38:	mov	w0, #0x20                  	// #32
    2e3c:	strb	w0, [x2, x26]
    2e40:	str	x22, [sp, #216]
    2e44:	ldr	x0, [sp, #208]
    2e48:	strb	wzr, [x0, x22]
    2e4c:	b	24c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2f4>
    2e50:	ldp	x0, x1, [sp, #336]
    2e54:	stp	x0, x1, [x28, #16]
    2e58:	b	2d9c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xbcc>
    2e5c:	ldrb	w28, [x6, #37]
    2e60:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2e64:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
    2e68:	add	x26, x1, #0x0
    2e6c:	cbz	w28, 2510 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x340>
    2e70:	ldr	x0, [sp, #216]
    2e74:	sub	x0, x23, x0
    2e78:	cmp	x0, #0x7
    2e7c:	b.ls	2910 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x740>  // b.plast
    2e80:	add	w22, w22, #0x1
    2e84:	mov	x1, x26
    2e88:	mov	x0, x24
    2e8c:	mov	x2, #0x8                   	// #8
    2e90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    2e94:	cmp	w28, w22
    2e98:	b.ne	2e70 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xca0>  // b.any
    2e9c:	b	2510 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x340>
    2ea0:	mov	x2, #0x0                   	// #0
    2ea4:	mov	x1, x26
    2ea8:	mov	x0, x24
    2eac:	mov	x3, #0x0                   	// #0
    2eb0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
    2eb4:	ldr	x2, [sp, #208]
    2eb8:	b	2e38 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc68>
    2ebc:	ldr	x0, [sp, #312]
    2ec0:	cbz	x0, 2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2ec4:	ldr	x22, [sp, #304]
    2ec8:	ldr	x6, [x22, #40]
    2ecc:	cmp	x23, x6
    2ed0:	csel	x2, x23, x6, ls  // ls = plast
    2ed4:	cbz	x2, 2ef0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd20>
    2ed8:	ldr	x0, [x22, #32]
    2edc:	str	x6, [sp, #176]
    2ee0:	ldr	x1, [x28, #32]
    2ee4:	bl	0 <memcmp>
    2ee8:	ldr	x6, [sp, #176]
    2eec:	cbnz	w0, 2f0c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd3c>
    2ef0:	sub	x0, x6, x23
    2ef4:	mov	x1, #0x7fffffff            	// #2147483647
    2ef8:	cmp	x0, x1
    2efc:	b.gt	2f10 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xd40>
    2f00:	mov	x1, #0xffffffff80000000    	// #-2147483648
    2f04:	cmp	x0, x1
    2f08:	b.lt	2fec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe1c>  // b.tstop
    2f0c:	tbnz	w0, #31, 2fec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe1c>
    2f10:	ldr	x0, [sp, #96]
    2f14:	mov	x1, x26
    2f18:	bl	1e8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    2f1c:	mov	x22, x0
    2f20:	cbz	x1, 2f84 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdb4>
    2f24:	cmp	x0, #0x0
    2f28:	mov	x22, x1
    2f2c:	cset	w23, ne  // ne = any
    2f30:	b	2cf8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb28>
    2f34:	ldr	x0, [x22, #64]
    2f38:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    2f3c:	str	x0, [sp, #160]
    2f40:	movk	x2, #0xaaab
    2f44:	sub	x27, x28, x0
    2f48:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    2f4c:	movk	x1, #0x2aa, lsl #48
    2f50:	asr	x0, x27, #4
    2f54:	mul	x0, x0, x2
    2f58:	cmp	x0, x1
    2f5c:	b.eq	3294 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x10c4>  // b.none
    2f60:	cbz	x0, 307c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xeac>
    2f64:	cmp	x0, x0, lsl #1
    2f68:	lsl	x0, x0, #1
    2f6c:	b.hi	3234 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1064>  // b.pmore
    2f70:	cbnz	x0, 31e8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1018>
    2f74:	mov	x23, #0x30                  	// #48
    2f78:	mov	x26, #0x0                   	// #0
    2f7c:	mov	x22, #0x0                   	// #0
    2f80:	b	309c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xecc>
    2f84:	ldr	x27, [x27, #8]
    2f88:	ldr	x23, [x28, #64]
    2f8c:	cmp	x23, x27
    2f90:	b.eq	2fbc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdec>  // b.none
    2f94:	nop
    2f98:	mov	x1, x23
    2f9c:	ldr	x0, [x1], #16
    2fa0:	cmp	x0, x1
    2fa4:	b.eq	2fac <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xddc>  // b.none
    2fa8:	bl	0 <_ZdlPv>
    2fac:	add	x23, x23, #0x30
    2fb0:	cmp	x23, x27
    2fb4:	b.ne	2f98 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdc8>  // b.any
    2fb8:	ldr	x27, [x28, #64]
    2fbc:	cbz	x27, 2fc8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xdf8>
    2fc0:	mov	x0, x27
    2fc4:	bl	0 <_ZdlPv>
    2fc8:	ldr	x7, [x28, #32]
    2fcc:	ldr	x0, [sp, #160]
    2fd0:	cmp	x0, x7
    2fd4:	b.eq	2fe0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe10>  // b.none
    2fd8:	mov	x0, x7
    2fdc:	bl	0 <_ZdlPv>
    2fe0:	mov	x0, x28
    2fe4:	bl	0 <_ZdlPv>
    2fe8:	b	2d34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb64>
    2fec:	mov	w23, #0x0                   	// #0
    2ff0:	b	2cf8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb28>
    2ff4:	ldp	x0, x1, [sp, #256]
    2ff8:	stp	x0, x1, [x28, #48]
    2ffc:	b	2624 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x454>
    3000:	cmp	x22, #0x6
    3004:	b.ls	2910 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x740>  // b.plast
    3008:	mov	x0, x24
    300c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3010:	mov	x2, #0x7                   	// #7
    3014:	add	x1, x1, #0x0
    3018:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    301c:	b	2510 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x340>
    3020:	sub	x0, x23, x6
    3024:	mov	x8, #0x7fffffff            	// #2147483647
    3028:	cmp	x0, x8
    302c:	b.le	2698 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4c8>
    3030:	b	26c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4f4>
    3034:	ldr	x27, [x22, #40]
    3038:	ldr	x26, [x28, #40]
    303c:	cmp	x26, x27
    3040:	csel	x2, x26, x27, ls  // ls = plast
    3044:	cbz	x2, 3058 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xe88>
    3048:	ldr	x1, [x22, #32]
    304c:	ldr	x0, [x28, #32]
    3050:	bl	0 <memcmp>
    3054:	cbnz	w0, 3074 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xea4>
    3058:	sub	x0, x26, x27
    305c:	mov	x1, #0x7fffffff            	// #2147483647
    3060:	cmp	x0, x1
    3064:	b.gt	2d0c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb3c>
    3068:	mov	x1, #0xffffffff80000000    	// #-2147483648
    306c:	cmp	x0, x1
    3070:	b.lt	31fc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x102c>  // b.tstop
    3074:	lsr	w23, w0, #31
    3078:	b	2d0c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb3c>
    307c:	mov	x23, #0x30                  	// #48
    3080:	mov	x0, x23
    3084:	str	x4, [sp, #176]
    3088:	bl	0 <_Znwm>
    308c:	add	x26, x0, x23
    3090:	ldr	x4, [sp, #176]
    3094:	mov	x22, x0
    3098:	add	x23, x0, #0x30
    309c:	add	x2, x22, x27
    30a0:	add	x1, x2, #0x10
    30a4:	str	x1, [x22, x27]
    30a8:	ldr	x1, [sp, #136]
    30ac:	ldr	x0, [sp, #320]
    30b0:	cmp	x0, x1
    30b4:	b.eq	3204 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1034>  // b.none
    30b8:	str	x0, [x22, x27]
    30bc:	ldr	x0, [sp, #336]
    30c0:	str	x0, [x2, #16]
    30c4:	ldr	x0, [sp, #136]
    30c8:	strb	wzr, [sp, #336]
    30cc:	ldr	x3, [sp, #160]
    30d0:	ldr	x6, [sp, #328]
    30d4:	stp	x0, xzr, [sp, #320]
    30d8:	cmp	x28, x3
    30dc:	ldp	x0, x1, [sp, #352]
    30e0:	str	x6, [x2, #8]
    30e4:	stp	x0, x1, [x2, #32]
    30e8:	b.eq	31b4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xfe4>  // b.none
    30ec:	mov	x23, x3
    30f0:	add	x25, x3, #0x10
    30f4:	mov	x27, x22
    30f8:	str	x19, [sp, #176]
    30fc:	mov	x19, x28
    3100:	mov	x28, x24
    3104:	mov	x24, x4
    3108:	b	3154 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xf84>
    310c:	str	x0, [x27]
    3110:	ldr	x0, [x23, #16]
    3114:	str	x0, [x27, #16]
    3118:	ldr	x0, [x23, #8]
    311c:	str	x0, [x27, #8]
    3120:	stp	x25, xzr, [x23]
    3124:	strb	wzr, [x23, #16]
    3128:	ldp	x0, x1, [x23, #32]
    312c:	stp	x0, x1, [x27, #32]
    3130:	ldr	x0, [x23]
    3134:	cmp	x25, x0
    3138:	b.eq	3140 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xf70>  // b.none
    313c:	bl	0 <_ZdlPv>
    3140:	add	x23, x23, #0x30
    3144:	add	x27, x27, #0x30
    3148:	cmp	x19, x23
    314c:	add	x25, x25, #0x30
    3150:	b.eq	3174 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xfa4>  // b.none
    3154:	add	x0, x27, #0x10
    3158:	str	x0, [x27]
    315c:	ldr	x0, [x23]
    3160:	cmp	x0, x25
    3164:	b.ne	310c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xf3c>  // b.any
    3168:	ldp	x0, x1, [x23, #16]
    316c:	stp	x0, x1, [x27, #16]
    3170:	b	3118 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xf48>
    3174:	ldr	x0, [sp, #160]
    3178:	sub	x1, x19, #0x30
    317c:	ldr	x19, [sp, #176]
    3180:	sub	x1, x1, x0
    3184:	mov	x0, #0xaaab                	// #43691
    3188:	mov	x4, x24
    318c:	movk	x0, #0xaaaa, lsl #16
    3190:	lsr	x1, x1, #4
    3194:	movk	x0, #0xaaaa, lsl #32
    3198:	mov	x24, x28
    319c:	movk	x0, #0xaaa, lsl #48
    31a0:	mul	x1, x1, x0
    31a4:	and	x1, x1, #0xfffffffffffffff
    31a8:	add	x1, x1, #0x2
    31ac:	add	x1, x1, x1, lsl #1
    31b0:	add	x23, x22, x1, lsl #4
    31b4:	ldr	x0, [sp, #160]
    31b8:	cbz	x0, 31c8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xff8>
    31bc:	str	x4, [sp, #160]
    31c0:	bl	0 <_ZdlPv>
    31c4:	ldr	x4, [sp, #160]
    31c8:	stp	x22, x23, [x4]
    31cc:	ldr	x1, [sp, #136]
    31d0:	str	x26, [x4, #16]
    31d4:	ldr	x0, [sp, #320]
    31d8:	cmp	x0, x1
    31dc:	b.eq	2db8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xbe8>  // b.none
    31e0:	bl	0 <_ZdlPv>
    31e4:	b	2db8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xbe8>
    31e8:	cmp	x0, x1
    31ec:	csel	x0, x0, x1, ls  // ls = plast
    31f0:	add	x0, x0, x0, lsl #1
    31f4:	lsl	x23, x0, #4
    31f8:	b	3080 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xeb0>
    31fc:	mov	w23, #0x1                   	// #1
    3200:	b	2d0c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb3c>
    3204:	ldp	x0, x1, [sp, #336]
    3208:	stp	x0, x1, [x2, #16]
    320c:	b	30c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xef4>
    3210:	mov	w23, #0x1                   	// #1
    3214:	b	2cf8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xb28>
    3218:	mov	x1, x28
    321c:	mov	x0, x24
    3220:	mov	x3, #0x0                   	// #0
    3224:	mov	x2, #0x0                   	// #0
    3228:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
    322c:	ldr	x1, [sp, #208]
    3230:	b	28dc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x70c>
    3234:	mov	x23, #0x7fffffffffffffe0    	// #9223372036854775776
    3238:	b	3080 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xeb0>
    323c:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3240:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3244:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3248:	add	x3, x3, #0x0
    324c:	add	x1, x1, #0x0
    3250:	add	x0, x0, #0x0
    3254:	mov	w2, #0x6e                  	// #110
    3258:	bl	0 <__assert_fail>
    325c:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3260:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3264:	add	x1, x1, #0x0
    3268:	add	x0, x0, #0x0
    326c:	mov	w2, #0x1ba                 	// #442
    3270:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    3274:	adrp	x3, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3278:	adrp	x1, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    327c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3280:	add	x3, x3, #0x0
    3284:	add	x1, x1, #0x0
    3288:	add	x0, x0, #0x0
    328c:	mov	w2, #0x6f                  	// #111
    3290:	bl	0 <__assert_fail>
    3294:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3298:	add	x0, x0, #0x0
    329c:	bl	0 <_ZSt20__throw_length_errorPKc>

00000000000032a0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>:
    32a0:	and	w7, w4, #0xff
    32a4:	mov	w6, w5
    32a8:	mov	w4, #0x0                   	// #0
    32ac:	eor	w5, w7, #0x1
    32b0:	b	21d0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x4, x1, asr #5
  30:	b.eq	218 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x218>  // b.none
  34:	mov	x23, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x19, x24
  44:	cbz	x0, 200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x200>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x2, x26
  64:	mov	x21, x0
  68:	add	x3, x21, x27
  6c:	add	x25, x0, x25
  70:	add	x22, x0, #0x20
  74:	add	x0, x3, #0x10
  78:	str	x0, [x21, x27]
  7c:	ldr	x0, [x2], #16
  80:	cmp	x0, x2
  84:	b.eq	1f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f4>  // b.none
  88:	str	x0, [x21, x27]
  8c:	ldr	x0, [x26, #16]
  90:	str	x0, [x3, #16]
  94:	ldr	x0, [x26, #8]
  98:	stp	x2, xzr, [x26]
  9c:	cmp	x19, x24
  a0:	str	x0, [x3, #8]
  a4:	strb	wzr, [x26, #16]
  a8:	b.eq	120 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>  // b.none
  ac:	mov	x2, x21
  b0:	mov	x4, x24
  b4:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  b8:	str	x6, [x2]
  bc:	add	x4, x4, #0x20
  c0:	add	x2, x2, #0x20
  c4:	ldur	x1, [x4, #-16]
  c8:	stur	x1, [x2, #-16]
  cc:	ldur	x1, [x4, #-24]
  d0:	stur	x1, [x2, #-24]
  d4:	cmp	x19, x4
  d8:	b.eq	114 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  dc:	mov	x5, x4
  e0:	add	x1, x2, #0x10
  e4:	str	x1, [x2]
  e8:	ldr	x6, [x5], #16
  ec:	cmp	x6, x5
  f0:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
  f4:	ldp	x0, x1, [x4, #16]
  f8:	stp	x0, x1, [x2, #16]
  fc:	add	x4, x4, #0x20
 100:	ldur	x1, [x4, #-24]
 104:	str	x1, [x2, #8]
 108:	cmp	x19, x4
 10c:	add	x2, x2, #0x20
 110:	b.ne	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>  // b.any
 114:	sub	x22, x19, x24
 118:	add	x22, x22, #0x20
 11c:	add	x22, x21, x22
 120:	cmp	x19, x20
 124:	b.eq	198 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x198>  // b.none
 128:	mov	x3, x19
 12c:	mov	x2, x22
 130:	b	158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x158>
 134:	ldr	x1, [x3, #16]
 138:	str	x1, [x2, #16]
 13c:	ldr	x1, [x3, #8]
 140:	str	x5, [x2]
 144:	str	x1, [x2, #8]
 148:	add	x3, x3, #0x20
 14c:	cmp	x3, x20
 150:	add	x2, x2, #0x20
 154:	b.eq	190 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x190>  // b.none
 158:	mov	x4, x3
 15c:	add	x1, x2, #0x10
 160:	str	x1, [x2]
 164:	ldr	x5, [x4], #16
 168:	cmp	x5, x4
 16c:	b.ne	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.any
 170:	ldr	x1, [x3, #8]
 174:	str	x1, [x2, #8]
 178:	ldp	x4, x5, [x3, #16]
 17c:	stp	x4, x5, [x2, #16]
 180:	add	x3, x3, #0x20
 184:	cmp	x3, x20
 188:	add	x2, x2, #0x20
 18c:	b.ne	158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x158>  // b.any
 190:	sub	x3, x3, x19
 194:	add	x22, x22, x3
 198:	cbz	x24, 1a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1a4>
 19c:	mov	x0, x24
 1a0:	bl	0 <_ZdlPv>
 1a4:	ldp	x19, x20, [sp, #16]
 1a8:	ldr	x27, [sp, #80]
 1ac:	stp	x21, x22, [x23]
 1b0:	str	x25, [x23, #16]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldp	x23, x24, [sp, #48]
 1bc:	ldp	x25, x26, [sp, #64]
 1c0:	ldp	x29, x30, [sp], #96
 1c4:	ret
 1c8:	cbnz	x0, 208 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x208>
 1cc:	mov	x2, x26
 1d0:	mov	x21, #0x0                   	// #0
 1d4:	add	x3, x21, x27
 1d8:	mov	x22, #0x20                  	// #32
 1dc:	add	x0, x3, #0x10
 1e0:	str	x0, [x21, x27]
 1e4:	ldr	x0, [x2], #16
 1e8:	mov	x25, #0x0                   	// #0
 1ec:	cmp	x0, x2
 1f0:	b.ne	88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.any
 1f4:	ldp	x0, x1, [x26, #16]
 1f8:	stp	x0, x1, [x3, #16]
 1fc:	b	94 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x94>
 200:	mov	x25, #0x20                  	// #32
 204:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 208:	cmp	x0, x4
 20c:	csel	x0, x0, x4, ls  // ls = plast
 210:	lsl	x25, x0, #5
 214:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 218:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 21c:	add	x0, x0, #0x0
 220:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x23, x24, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x1
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x1, x24, x23
  28:	str	x27, [sp, #80]
  2c:	cmp	x4, x1, asr #5
  30:	b.eq	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1d8>  // b.none
  34:	mov	x22, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x20, x23
  44:	cbz	x0, 1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x19, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.plast
  58:	mov	x0, x19
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	add	x19, x0, x19
  68:	add	x25, x0, #0x20
  6c:	ldp	x1, x2, [x26]
  70:	add	x0, x21, x27
  74:	add	x4, x0, #0x10
  78:	str	x4, [x21, x27]
  7c:	mov	w3, #0x0                   	// #0
  80:	add	x2, x1, x2
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  90:	mov	x2, x21
  94:	mov	x4, x23
  98:	b	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  9c:	str	x6, [x2]
  a0:	add	x4, x4, #0x20
  a4:	add	x2, x2, #0x20
  a8:	ldur	x0, [x4, #-16]
  ac:	stur	x0, [x2, #-16]
  b0:	ldur	x1, [x4, #-24]
  b4:	stur	x1, [x2, #-24]
  b8:	cmp	x20, x4
  bc:	b.eq	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.none
  c0:	mov	x5, x4
  c4:	add	x1, x2, #0x10
  c8:	str	x1, [x2]
  cc:	ldr	x6, [x5], #16
  d0:	cmp	x6, x5
  d4:	b.ne	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.any
  d8:	ldp	x0, x1, [x4, #16]
  dc:	stp	x0, x1, [x2, #16]
  e0:	add	x4, x4, #0x20
  e4:	ldur	x1, [x4, #-24]
  e8:	str	x1, [x2, #8]
  ec:	cmp	x20, x4
  f0:	add	x2, x2, #0x20
  f4:	b.ne	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>  // b.any
  f8:	sub	x25, x20, x23
  fc:	add	x25, x25, #0x20
 100:	add	x25, x21, x25
 104:	cmp	x20, x24
 108:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 10c:	mov	x3, x20
 110:	mov	x2, x25
 114:	b	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 118:	ldr	x1, [x3, #16]
 11c:	str	x1, [x2, #16]
 120:	ldr	x1, [x3, #8]
 124:	str	x5, [x2]
 128:	str	x1, [x2, #8]
 12c:	add	x3, x3, #0x20
 130:	cmp	x3, x24
 134:	add	x2, x2, #0x20
 138:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 13c:	mov	x4, x3
 140:	add	x1, x2, #0x10
 144:	str	x1, [x2]
 148:	ldr	x5, [x4], #16
 14c:	cmp	x5, x4
 150:	b.ne	118 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x118>  // b.any
 154:	ldp	x0, x1, [x3, #16]
 158:	stp	x0, x1, [x2, #16]
 15c:	add	x3, x3, #0x20
 160:	ldur	x1, [x3, #-24]
 164:	str	x1, [x2, #8]
 168:	cmp	x3, x24
 16c:	add	x2, x2, #0x20
 170:	b.ne	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>  // b.any
 174:	sub	x3, x3, x20
 178:	add	x25, x25, x3
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	ldp	x23, x24, [sp, #48]
 18c:	ldr	x27, [sp, #80]
 190:	stp	x21, x25, [x22]
 194:	str	x19, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x25, x26, [sp, #64]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	cbnz	x0, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>
 1b0:	mov	x25, #0x20                  	// #32
 1b4:	mov	x19, #0x0                   	// #0
 1b8:	mov	x21, #0x0                   	// #0
 1bc:	b	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 1c0:	mov	x19, #0x20                  	// #32
 1c4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1c8:	cmp	x0, x4
 1cc:	csel	x0, x0, x4, ls  // ls = plast
 1d0:	lsl	x19, x0, #5
 1d4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1d8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1dc:	add	x0, x0, #0x0
 1e0:	bl	0 <_ZSt20__throw_length_errorPKc>
