Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5ac1f47a4f494ca2a13a7830f1e3f6d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'conSel' is not connected on this instance [D:/FPGA_RISC/20240531_RISCV_R_I_TYPE/20240530_RISCV_R_TYPE.srcs/sources_1/new/CPU_Core.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_8x1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_Core
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
