

================================================================
== Vitis HLS Report for 'p_mul_161'
================================================================
* Date:           Tue Feb  8 11:02:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     283|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    11|     611|     661|    -|
|Memory           |        0|     -|      64|       3|    0|
|Multiplexer      |        -|     -|       -|     178|    -|
|Register         |        -|     -|     422|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    11|    1097|    1125|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U228  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U229   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U230   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U231   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |mux_32_32_1_1_U232                   |mux_32_32_1_1                   |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U233                   |mux_32_32_1_1                   |        0|   0|    0|   14|    0|
    |mux_32_32_1_1_U234                   |mux_32_32_1_1                   |        0|   0|    0|   14|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  11|  611|  661|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U  |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                        |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_212_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln172_10_fu_264_p2    |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_237_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln187_fu_349_p2       |         +|   0|  0|   9|           2|           1|
    |tmp_s_fu_255_p4           |         +|   0|  0|   9|           2|           2|
    |icmp_ln169_fu_206_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_18_fu_243_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_19_fu_270_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_218_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln187_fu_343_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln189_1_fu_380_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln189_2_fu_387_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln189_fu_373_p3    |    select|   0|  0|  32|           1|          32|
    |tmp_241_fu_316_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_243_fu_323_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_246_fu_329_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_244_fu_282_p4         |       xor|   0|  0|   3|           2|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 283|          35|         215|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  106|         21|    1|         21|
    |aux_address0   |   14|          3|    3|          9|
    |grp_fu_177_p0  |   20|          4|   32|        128|
    |grp_fu_177_p1  |   20|          4|   32|        128|
    |i_63_fu_76     |    9|          2|    2|          4|
    |i_fu_68        |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  178|         36|   73|        296|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln187_reg_627      |   2|   0|    2|          0|
    |ap_CS_fsm              |  20|   0|   20|          0|
    |i_63_fu_76             |   2|   0|    2|          0|
    |i_65_reg_620           |   2|   0|    2|          0|
    |i_fu_68                |   3|   0|    3|          0|
    |icmp_ln172_18_reg_522  |   1|   0|    1|          0|
    |icmp_ln172_19_reg_532  |   1|   0|    1|          0|
    |icmp_ln172_reg_512     |   1|   0|    1|          0|
    |mul_1_i_reg_593        |  32|   0|   32|          0|
    |mul_2_i_reg_598        |  32|   0|   32|          0|
    |mul_i_reg_588          |  32|   0|   32|          0|
    |num_res5_07_fu_92      |  32|   0|   32|          0|
    |num_res6_06_fu_80      |  32|   0|   32|          0|
    |num_res_08_fu_96       |  32|   0|   32|          0|
    |tmp_241_reg_603        |  32|   0|   32|          0|
    |tmp_243_reg_609        |  32|   0|   32|          0|
    |tmp_244_reg_537        |  32|   0|   32|          0|
    |tmp_246_reg_615        |  32|   0|   32|          0|
    |tmp_reg_517            |  32|   0|   32|          0|
    |tmp_s_reg_527          |  32|   0|   32|          0|
    |write_flag5_0_fu_100   |   1|   0|    1|          0|
    |write_flag8_0_fu_88    |   1|   0|    1|          0|
    |write_flag_0_fu_84     |   1|   0|    1|          0|
    |zext_ln169_reg_504     |   3|   0|   64|         61|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 422|   0|  483|         61|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        _mul.161|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|        _mul.161|  return value|
|ap_return_1     |  out|   32|  ap_ctrl_hs|        _mul.161|  return value|
|ap_return_2     |  out|   32|  ap_ctrl_hs|        _mul.161|  return value|
|num_a_0_read    |   in|   32|     ap_none|    num_a_0_read|        scalar|
|num_a_1_read    |   in|   32|     ap_none|    num_a_1_read|        scalar|
|num_a_2_read    |   in|   32|     ap_none|    num_a_2_read|        scalar|
|num_b_0_read    |   in|   32|     ap_none|    num_b_0_read|        scalar|
|num_b_1_read    |   in|   32|     ap_none|    num_b_1_read|        scalar|
|num_b_2_read    |   in|   32|     ap_none|    num_b_2_read|        scalar|
|num_res_0_read  |   in|   32|     ap_none|  num_res_0_read|        scalar|
|num_res_1_read  |   in|   32|     ap_none|  num_res_1_read|        scalar|
|num_res_2_read  |   in|   32|     ap_none|  num_res_2_read|        scalar|
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%num_res_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_2_read"   --->   Operation 22 'read' 'num_res_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%num_res_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_1_read"   --->   Operation 23 'read' 'num_res_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%num_res_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_0_read"   --->   Operation 24 'read' 'num_res_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_b_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_b_2_read"   --->   Operation 25 'read' 'num_b_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%num_b_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_b_1_read"   --->   Operation 26 'read' 'num_b_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%num_b_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_b_0_read"   --->   Operation 27 'read' 'num_b_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_a_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_2_read"   --->   Operation 28 'read' 'num_a_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%num_a_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_1_read"   --->   Operation 29 'read' 'num_a_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%num_a_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_0_read"   --->   Operation 30 'read' 'num_a_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 31 'alloca' 'aux' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i" [../src/ban.cpp:169]   --->   Operation 32 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln169 = br void" [../src/ban.cpp:169]   --->   Operation 33 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_64 = load i3 %i" [../src/ban.cpp:173]   --->   Operation 34 'load' 'i_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_64" [../src/ban.cpp:169]   --->   Operation 35 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_64, i3 5" [../src/ban.cpp:169]   --->   Operation 36 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_64, i3 1" [../src/ban.cpp:169]   --->   Operation 38 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split2_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.preheader" [../src/ban.cpp:169]   --->   Operation 39 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_64, i3 3" [../src/ban.cpp:172]   --->   Operation 40 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_64" [../src/ban.cpp:173]   --->   Operation 41 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_a_0_read_1, i32 %num_a_1_read_1, i32 %num_a_2_read_1, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 42 'mux' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_64, i3 7" [../src/ban.cpp:172]   --->   Operation 43 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln172_18 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 44 'icmp' 'icmp_ln172_18' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 45 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_a_0_read_1, i32 %num_a_1_read_1, i32 %num_a_2_read_1, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 46 'mux' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln172_10 = add i3 %i_64, i3 6" [../src/ban.cpp:172]   --->   Operation 47 'add' 'add_ln172_10' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln172_19 = icmp_ult  i3 %add_ln172_10, i3 3" [../src/ban.cpp:172]   --->   Operation 48 'icmp' 'icmp_ln172_19' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 49 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.47ns)   --->   "%tmp_244 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_a_0_read_1, i32 %num_a_1_read_1, i32 %num_a_2_read_1, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 50 'mux' 'tmp_244' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 51 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_63 = alloca i32 1"   --->   Operation 52 'alloca' 'i_63' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%num_res6_06 = alloca i32 1"   --->   Operation 53 'alloca' 'num_res6_06' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 54 'alloca' 'write_flag_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 55 'alloca' 'write_flag8_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%num_res5_07 = alloca i32 1"   --->   Operation 56 'alloca' 'num_res5_07' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%num_res_08 = alloca i32 1"   --->   Operation 57 'alloca' 'num_res_08' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_flag5_0 = alloca i32 1"   --->   Operation 58 'alloca' 'write_flag5_0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag5_0" [../src/ban.cpp:187]   --->   Operation 59 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag8_0" [../src/ban.cpp:187]   --->   Operation 60 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln187 = store i1 0, i1 %write_flag_0" [../src/ban.cpp:187]   --->   Operation 61 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_63" [../src/ban.cpp:187]   --->   Operation 62 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 63 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 64 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_0_read_1" [../src/ban.cpp:173]   --->   Operation 64 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [3/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_1_read_1" [../src/ban.cpp:173]   --->   Operation 65 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_18)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [3/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_244, i32 %num_b_2_read_1" [../src/ban.cpp:173]   --->   Operation 66 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 67 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_0_read_1" [../src/ban.cpp:173]   --->   Operation 67 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_1_read_1" [../src/ban.cpp:173]   --->   Operation 68 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_18)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_244, i32 %num_b_2_read_1" [../src/ban.cpp:173]   --->   Operation 69 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 70 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_0_read_1" [../src/ban.cpp:173]   --->   Operation 70 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_1_read_1" [../src/ban.cpp:173]   --->   Operation 71 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_18)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_244, i32 %num_b_2_read_1" [../src/ban.cpp:173]   --->   Operation 72 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 73 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 73 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 74 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 74 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 75 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 75 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 76 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 76 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.44ns)   --->   "%tmp_241 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 77 'select' 'tmp_241' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 78 [4/4] (6.43ns)   --->   "%tmp2_22 = fadd i32 %tmp_241, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 78 'fadd' 'tmp2_22' <Predicate = (icmp_ln172_18)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 79 [3/4] (6.43ns)   --->   "%tmp2_22 = fadd i32 %tmp_241, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2_22' <Predicate = (icmp_ln172_18)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 80 [2/4] (6.43ns)   --->   "%tmp2_22 = fadd i32 %tmp_241, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 80 'fadd' 'tmp2_22' <Predicate = (icmp_ln172_18)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.88>
ST_13 : Operation 81 [1/4] (6.43ns)   --->   "%tmp2_22 = fadd i32 %tmp_241, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 81 'fadd' 'tmp2_22' <Predicate = (icmp_ln172_18)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.44ns)   --->   "%tmp_243 = select i1 %icmp_ln172_18, i32 %tmp2_22, i32 %tmp_241" [../src/ban.cpp:172]   --->   Operation 82 'select' 'tmp_243' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 83 [4/4] (6.43ns)   --->   "%tmp2_23 = fadd i32 %tmp_243, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 83 'fadd' 'tmp2_23' <Predicate = (icmp_ln172_19)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 84 [3/4] (6.43ns)   --->   "%tmp2_23 = fadd i32 %tmp_243, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 84 'fadd' 'tmp2_23' <Predicate = (icmp_ln172_19)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 85 [2/4] (6.43ns)   --->   "%tmp2_23 = fadd i32 %tmp_243, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 85 'fadd' 'tmp2_23' <Predicate = (icmp_ln172_19)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 86 [1/4] (6.43ns)   --->   "%tmp2_23 = fadd i32 %tmp_243, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 86 'fadd' 'tmp2_23' <Predicate = (icmp_ln172_19)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.44ns)   --->   "%tmp_246 = select i1 %icmp_ln172_19, i32 %tmp2_23, i32 %tmp_243" [../src/ban.cpp:172]   --->   Operation 87 'select' 'tmp_246' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 88 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 89 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_246, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 90 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.67>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%i_65 = load i2 %i_63" [../src/ban.cpp:187]   --->   Operation 92 'load' 'i_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_65" [../src/ban.cpp:187]   --->   Operation 93 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_65, i2 3" [../src/ban.cpp:187]   --->   Operation 94 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 95 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_65, i2 1" [../src/ban.cpp:187]   --->   Operation 96 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split, void" [../src/ban.cpp:187]   --->   Operation 97 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%aux_addr_4 = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 98 'getelementptr' 'aux_addr_4' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 99 [2/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_4" [../src/ban.cpp:188]   --->   Operation 99 'load' 'aux_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%num_res6_06_load = load i32 %num_res6_06" [../src/ban.cpp:189]   --->   Operation 100 'load' 'num_res6_06_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [../src/ban.cpp:189]   --->   Operation 101 'load' 'write_flag_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0" [../src/ban.cpp:189]   --->   Operation 102 'load' 'write_flag8_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%num_res5_07_load = load i32 %num_res5_07" [../src/ban.cpp:189]   --->   Operation 103 'load' 'num_res5_07_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%num_res_08_load = load i32 %num_res_08" [../src/ban.cpp:189]   --->   Operation 104 'load' 'num_res_08_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%write_flag5_0_load = load i1 %write_flag5_0" [../src/ban.cpp:189]   --->   Operation 105 'load' 'write_flag5_0_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.44ns)   --->   "%select_ln189 = select i1 %write_flag_0_load, i32 %num_res_08_load, i32 %num_res_0_read_1" [../src/ban.cpp:189]   --->   Operation 106 'select' 'select_ln189' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.44ns)   --->   "%select_ln189_1 = select i1 %write_flag5_0_load, i32 %num_res5_07_load, i32 %num_res_1_read_1" [../src/ban.cpp:189]   --->   Operation 107 'select' 'select_ln189_1' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.44ns)   --->   "%select_ln189_2 = select i1 %write_flag8_0_load, i32 %num_res6_06_load, i32 %num_res_2_read_1" [../src/ban.cpp:189]   --->   Operation 108 'select' 'select_ln189_2' <Predicate = (icmp_ln187)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %select_ln189" [../src/ban.cpp:189]   --->   Operation 109 'insertvalue' 'mrv' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %select_ln189_1" [../src/ban.cpp:189]   --->   Operation 110 'insertvalue' 'mrv_1' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %select_ln189_2" [../src/ban.cpp:189]   --->   Operation 111 'insertvalue' 'mrv_2' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln189 = ret i96 %mrv_2" [../src/ban.cpp:189]   --->   Operation 112 'ret' 'ret_ln189' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.67>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 113 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_4" [../src/ban.cpp:188]   --->   Operation 114 'load' 'aux_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 115 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_65, void %branch2, i2 0, void %.split..split30_crit_edge, i2 1, void %branch1" [../src/ban.cpp:188]   --->   Operation 115 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_20 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag5_0" [../src/ban.cpp:188]   --->   Operation 116 'store' 'store_ln188' <Predicate = (i_65 == 1)> <Delay = 0.42>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res5_07" [../src/ban.cpp:188]   --->   Operation 117 'store' 'store_ln188' <Predicate = (i_65 == 1)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split30" [../src/ban.cpp:188]   --->   Operation 118 'br' 'br_ln188' <Predicate = (i_65 == 1)> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_08" [../src/ban.cpp:188]   --->   Operation 119 'store' 'store_ln188' <Predicate = (i_65 == 0)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag_0" [../src/ban.cpp:188]   --->   Operation 120 'store' 'store_ln188' <Predicate = (i_65 == 0)> <Delay = 0.42>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split30" [../src/ban.cpp:188]   --->   Operation 121 'br' 'br_ln188' <Predicate = (i_65 == 0)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln188 = store i1 1, i1 %write_flag8_0" [../src/ban.cpp:188]   --->   Operation 122 'store' 'store_ln188' <Predicate = (i_65 != 0 & i_65 != 1)> <Delay = 0.42>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res6_06" [../src/ban.cpp:188]   --->   Operation 123 'store' 'store_ln188' <Predicate = (i_65 != 0 & i_65 != 1)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split30" [../src/ban.cpp:188]   --->   Operation 124 'br' 'br_ln188' <Predicate = (i_65 != 0 & i_65 != 1)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_63" [../src/ban.cpp:187]   --->   Operation 125 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_a_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_a_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_a_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_b_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_b_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_b_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 011111111111111111100]
num_res_2_read_1   (read             ) [ 001111111111111111111]
num_res_1_read_1   (read             ) [ 001111111111111111111]
num_res_0_read_1   (read             ) [ 001111111111111111111]
num_b_2_read_1     (read             ) [ 001111111111111111100]
num_b_1_read_1     (read             ) [ 001111111111111111100]
num_b_0_read_1     (read             ) [ 001111111111111111100]
num_a_2_read_1     (read             ) [ 001111111111111111100]
num_a_1_read_1     (read             ) [ 001111111111111111100]
num_a_0_read_1     (read             ) [ 001111111111111111100]
aux                (alloca           ) [ 001111111111111111111]
store_ln169        (store            ) [ 000000000000000000000]
br_ln169           (br               ) [ 000000000000000000000]
i_64               (load             ) [ 000000000000000000000]
zext_ln169         (zext             ) [ 000111111111111111100]
icmp_ln169         (icmp             ) [ 001111111111111111100]
empty              (speclooptripcount) [ 000000000000000000000]
add_ln169          (add              ) [ 000000000000000000000]
br_ln169           (br               ) [ 000000000000000000000]
icmp_ln172         (icmp             ) [ 000111111100000000000]
trunc_ln173        (trunc            ) [ 000000000000000000000]
tmp                (mux              ) [ 000111000000000000000]
add_ln172          (add              ) [ 000000000000000000000]
icmp_ln172_18      (icmp             ) [ 000111111111110000000]
add_ln173          (add              ) [ 000000000000000000000]
tmp_s              (mux              ) [ 000111000000000000000]
add_ln172_10       (add              ) [ 000000000000000000000]
icmp_ln172_19      (icmp             ) [ 000111111111111111000]
xor_ln173          (xor              ) [ 000000000000000000000]
tmp_244            (mux              ) [ 000111000000000000000]
store_ln169        (store            ) [ 000000000000000000000]
i_63               (alloca           ) [ 001111111111111111111]
num_res6_06        (alloca           ) [ 000000000000000000011]
write_flag_0       (alloca           ) [ 001111111111111111111]
write_flag8_0      (alloca           ) [ 001111111111111111111]
num_res5_07        (alloca           ) [ 000000000000000000011]
num_res_08         (alloca           ) [ 000000000000000000011]
write_flag5_0      (alloca           ) [ 001111111111111111111]
store_ln187        (store            ) [ 000000000000000000000]
store_ln187        (store            ) [ 000000000000000000000]
store_ln187        (store            ) [ 000000000000000000000]
store_ln187        (store            ) [ 000000000000000000000]
br_ln187           (br               ) [ 000000000000000000000]
mul_i              (fmul             ) [ 000000111100000000000]
mul_1_i            (fmul             ) [ 000000111111110000000]
mul_2_i            (fmul             ) [ 000000111111111111000]
tmp2               (fadd             ) [ 000000000000000000000]
tmp_241            (select           ) [ 000000000011110000000]
tmp2_22            (fadd             ) [ 000000000000000000000]
tmp_243            (select           ) [ 000000000000001111000]
tmp2_23            (fadd             ) [ 000000000000000000000]
tmp_246            (select           ) [ 000000000000000000100]
specloopname_ln169 (specloopname     ) [ 000000000000000000000]
aux_addr           (getelementptr    ) [ 000000000000000000000]
store_ln177        (store            ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
i_65               (load             ) [ 000000000000000000001]
zext_ln187         (zext             ) [ 000000000000000000000]
icmp_ln187         (icmp             ) [ 000000000000000000011]
empty_113          (speclooptripcount) [ 000000000000000000000]
add_ln187          (add              ) [ 000000000000000000001]
br_ln187           (br               ) [ 000000000000000000000]
aux_addr_4         (getelementptr    ) [ 000000000000000000001]
num_res6_06_load   (load             ) [ 000000000000000000000]
write_flag_0_load  (load             ) [ 000000000000000000000]
write_flag8_0_load (load             ) [ 000000000000000000000]
num_res5_07_load   (load             ) [ 000000000000000000000]
num_res_08_load    (load             ) [ 000000000000000000000]
write_flag5_0_load (load             ) [ 000000000000000000000]
select_ln189       (select           ) [ 000000000000000000000]
select_ln189_1     (select           ) [ 000000000000000000000]
select_ln189_2     (select           ) [ 000000000000000000000]
mrv                (insertvalue      ) [ 000000000000000000000]
mrv_1              (insertvalue      ) [ 000000000000000000000]
mrv_2              (insertvalue      ) [ 000000000000000000000]
ret_ln189          (ret              ) [ 000000000000000000000]
specloopname_ln187 (specloopname     ) [ 000000000000000000000]
aux_load           (load             ) [ 000000000000000000000]
switch_ln188       (switch           ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
br_ln188           (br               ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
br_ln188           (br               ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
store_ln188        (store            ) [ 000000000000000000000]
br_ln188           (br               ) [ 000000000000000000000]
store_ln187        (store            ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_a_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_a_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_a_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_b_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_b_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_b_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_res_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_res_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="num_res_2_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="aux_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_63_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_63/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="num_res6_06_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res6_06/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_flag_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_flag8_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="num_res5_07_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res5_07/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="num_res_08_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_08/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_flag5_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag5_0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_res_2_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_2_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="num_res_1_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_1_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="num_res_0_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_0_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="num_b_2_read_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_b_2_read_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="num_b_1_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_b_1_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="num_b_0_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_b_0_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="num_a_2_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_2_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="num_a_1_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_1_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="num_a_0_read_1_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_0_read_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="aux_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="16"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/18 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln177/18 aux_load/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="aux_addr_4_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr_4/19 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/6 tmp2_22/10 tmp2_23/14 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln169_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_64_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_64/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln169_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln169_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln169_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln172_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln173_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="32" slack="1"/>
<pin id="232" dir="0" index="3" bw="32" slack="1"/>
<pin id="233" dir="0" index="4" bw="2" slack="0"/>
<pin id="234" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln172_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln172_18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_18/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln173_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="32" slack="1"/>
<pin id="259" dir="0" index="3" bw="32" slack="1"/>
<pin id="260" dir="0" index="4" bw="2" slack="0"/>
<pin id="261" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln172_10_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_10/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln172_19_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_19/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln173_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_244_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="0" index="3" bw="32" slack="1"/>
<pin id="287" dir="0" index="4" bw="2" slack="0"/>
<pin id="288" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_244/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln169_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="1"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln187_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln187_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln187_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln187_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_241_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="7"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_241/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_243_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="11"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="4"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_243/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_246_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="15"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="4"/>
<pin id="333" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_246/17 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_65_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="1"/>
<pin id="337" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_65/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln187_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/19 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln187_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/19 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln187_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/19 "/>
</bind>
</comp>

<comp id="355" class="1004" name="num_res6_06_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res6_06_load/19 "/>
</bind>
</comp>

<comp id="358" class="1004" name="write_flag_0_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/19 "/>
</bind>
</comp>

<comp id="361" class="1004" name="write_flag8_0_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_load/19 "/>
</bind>
</comp>

<comp id="364" class="1004" name="num_res5_07_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res5_07_load/19 "/>
</bind>
</comp>

<comp id="367" class="1004" name="num_res_08_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_08_load/19 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_flag5_0_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag5_0_load/19 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln189_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="2"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189/19 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln189_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="2"/>
<pin id="384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189_1/19 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln189_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="2"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln189_2/19 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mrv_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="96" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="96" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="96" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln188_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="2"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln188_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="2"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln188_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="2"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln188_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln188_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="2"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln188_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/20 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln187_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="0" index="1" bw="2" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/20 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="453" class="1005" name="num_res_2_read_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_read_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="num_res_1_read_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_1_read_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="num_res_0_read_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_0_read_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="num_b_2_read_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="2"/>
<pin id="470" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_2_read_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="num_b_1_read_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_1_read_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="num_b_0_read_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_0_read_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="num_a_2_read_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_2_read_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="num_a_1_read_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_1_read_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="num_a_0_read_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_0_read_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln169_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="16"/>
<pin id="506" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln172_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln172_18_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln172_18 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_s_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln172_19_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln172_19 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_244_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_244 "/>
</bind>
</comp>

<comp id="542" class="1005" name="i_63_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_63 "/>
</bind>
</comp>

<comp id="549" class="1005" name="num_res6_06_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res6_06 "/>
</bind>
</comp>

<comp id="555" class="1005" name="write_flag_0_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="562" class="1005" name="write_flag8_0_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_0 "/>
</bind>
</comp>

<comp id="569" class="1005" name="num_res5_07_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res5_07 "/>
</bind>
</comp>

<comp id="575" class="1005" name="num_res_08_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_08 "/>
</bind>
</comp>

<comp id="581" class="1005" name="write_flag5_0_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag5_0 "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul_i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="593" class="1005" name="mul_1_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="mul_2_i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="9"/>
<pin id="600" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_241_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_241 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_243_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_243 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_246_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_246 "/>
</bind>
</comp>

<comp id="620" class="1005" name="i_65_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_65 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln187_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="1"/>
<pin id="629" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="632" class="1005" name="aux_addr_4_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="199" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="199" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="199" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="241"><net_src comp="199" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="224" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="249" pin="2"/><net_sink comp="255" pin=4"/></net>

<net id="268"><net_src comp="199" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="224" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="276" pin="2"/><net_sink comp="282" pin=4"/></net>

<net id="295"><net_src comp="212" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="177" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="177" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="177" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="335" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="378"><net_src comp="358" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="364" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="361" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="355" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="373" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="380" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="387" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="164" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="164" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="164" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="449"><net_src comp="68" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="456"><net_src comp="104" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="461"><net_src comp="110" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="466"><net_src comp="116" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="471"><net_src comp="122" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="476"><net_src comp="128" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="481"><net_src comp="134" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="486"><net_src comp="140" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="228" pin=3"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="493"><net_src comp="146" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="500"><net_src comp="152" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="507"><net_src comp="202" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="515"><net_src comp="218" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="520"><net_src comp="228" pin="5"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="525"><net_src comp="243" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="530"><net_src comp="255" pin="5"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="535"><net_src comp="270" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="540"><net_src comp="282" pin="5"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="545"><net_src comp="76" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="552"><net_src comp="80" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="558"><net_src comp="84" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="565"><net_src comp="88" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="572"><net_src comp="92" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="578"><net_src comp="96" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="584"><net_src comp="100" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="591"><net_src comp="182" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="596"><net_src comp="186" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="601"><net_src comp="190" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="606"><net_src comp="316" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="612"><net_src comp="323" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="618"><net_src comp="329" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="623"><net_src comp="335" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="349" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="635"><net_src comp="170" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _mul.161 : num_a_0_read | {1 }
	Port: _mul.161 : num_a_1_read | {1 }
	Port: _mul.161 : num_a_2_read | {1 }
	Port: _mul.161 : num_b_0_read | {1 }
	Port: _mul.161 : num_b_1_read | {1 }
	Port: _mul.161 : num_b_2_read | {1 }
	Port: _mul.161 : num_res_0_read | {1 }
	Port: _mul.161 : num_res_1_read | {1 }
	Port: _mul.161 : num_res_2_read | {1 }
  - Chain level:
	State 1
		store_ln169 : 1
	State 2
		zext_ln169 : 1
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		icmp_ln172 : 1
		trunc_ln173 : 1
		tmp : 2
		add_ln172 : 1
		icmp_ln172_18 : 2
		add_ln173 : 2
		tmp_s : 3
		add_ln172_10 : 1
		icmp_ln172_19 : 2
		xor_ln173 : 2
		tmp_244 : 2
		store_ln169 : 2
		store_ln187 : 1
		store_ln187 : 1
		store_ln187 : 1
		store_ln187 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_241 : 1
	State 10
	State 11
	State 12
	State 13
		tmp_243 : 1
	State 14
	State 15
	State 16
	State 17
		tmp_246 : 1
	State 18
		store_ln177 : 1
	State 19
		zext_ln187 : 1
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		aux_addr_4 : 2
		aux_load : 3
		select_ln189 : 1
		select_ln189_1 : 1
		select_ln189_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln189 : 5
	State 20
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_182          |    3    |   128   |   135   |
|   fmul   |          grp_fu_186          |    3    |   128   |   135   |
|          |          grp_fu_190          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_177          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_241_fu_316        |    0    |    0    |    32   |
|          |        tmp_243_fu_323        |    0    |    0    |    32   |
|  select  |        tmp_246_fu_329        |    0    |    0    |    32   |
|          |      select_ln189_fu_373     |    0    |    0    |    32   |
|          |     select_ln189_1_fu_380    |    0    |    0    |    32   |
|          |     select_ln189_2_fu_387    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln169_fu_212       |    0    |    0    |    10   |
|          |       add_ln172_fu_237       |    0    |    0    |    10   |
|    add   |       add_ln173_fu_249       |    0    |    0    |    9    |
|          |      add_ln172_10_fu_264     |    0    |    0    |    10   |
|          |       add_ln187_fu_349       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_228          |    0    |    0    |    14   |
|    mux   |         tmp_s_fu_255         |    0    |    0    |    14   |
|          |        tmp_244_fu_282        |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln169_fu_206      |    0    |    0    |    8    |
|          |       icmp_ln172_fu_218      |    0    |    0    |    8    |
|   icmp   |     icmp_ln172_18_fu_243     |    0    |    0    |    8    |
|          |     icmp_ln172_19_fu_270     |    0    |    0    |    8    |
|          |       icmp_ln187_fu_343      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln173_fu_276       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          | num_res_2_read_1_read_fu_104 |    0    |    0    |    0    |
|          | num_res_1_read_1_read_fu_110 |    0    |    0    |    0    |
|          | num_res_0_read_1_read_fu_116 |    0    |    0    |    0    |
|          |  num_b_2_read_1_read_fu_122  |    0    |    0    |    0    |
|   read   |  num_b_1_read_1_read_fu_128  |    0    |    0    |    0    |
|          |  num_b_0_read_1_read_fu_134  |    0    |    0    |    0    |
|          |  num_a_2_read_1_read_fu_140  |    0    |    0    |    0    |
|          |  num_a_1_read_1_read_fu_146  |    0    |    0    |    0    |
|          |  num_a_0_read_1_read_fu_152  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln169_fu_202      |    0    |    0    |    0    |
|          |       zext_ln187_fu_338      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln173_fu_224      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_394          |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_400         |    0    |    0    |    0    |
|          |         mrv_2_fu_406         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   611   |   943   |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln187_reg_627   |    2   |
|   aux_addr_4_reg_632   |    3   |
|      i_63_reg_542      |    2   |
|      i_65_reg_620      |    2   |
|        i_reg_446       |    3   |
|  icmp_ln172_18_reg_522 |    1   |
|  icmp_ln172_19_reg_532 |    1   |
|   icmp_ln172_reg_512   |    1   |
|     mul_1_i_reg_593    |   32   |
|     mul_2_i_reg_598    |   32   |
|      mul_i_reg_588     |   32   |
| num_a_0_read_1_reg_497 |   32   |
| num_a_1_read_1_reg_490 |   32   |
| num_a_2_read_1_reg_483 |   32   |
| num_b_0_read_1_reg_478 |   32   |
| num_b_1_read_1_reg_473 |   32   |
| num_b_2_read_1_reg_468 |   32   |
|   num_res5_07_reg_569  |   32   |
|   num_res6_06_reg_549  |   32   |
|   num_res_08_reg_575   |   32   |
|num_res_0_read_1_reg_463|   32   |
|num_res_1_read_1_reg_458|   32   |
|num_res_2_read_1_reg_453|   32   |
|     tmp_241_reg_603    |   32   |
|     tmp_243_reg_609    |   32   |
|     tmp_244_reg_537    |   32   |
|     tmp_246_reg_615    |   32   |
|       tmp_reg_517      |   32   |
|      tmp_s_reg_527     |   32   |
|  write_flag5_0_reg_581 |    1   |
|  write_flag8_0_reg_562 |    1   |
|  write_flag_0_reg_555  |    1   |
|   zext_ln169_reg_504   |   64   |
+------------------------+--------+
|          Total         |   754  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_177    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_177    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   201  ||  1.428  ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |   611  |   943  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   754  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    1   |  1429  |   988  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
