21:10:49 INFO  : Registering command handlers for SDK TCF services
21:10:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
21:10:54 INFO  : XSCT server has started successfully.
21:11:07 INFO  : Successfully done setting XSCT server connection channel  
21:11:07 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
21:11:07 INFO  : Successfully done setting SDK workspace  
21:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:20:55 INFO  : 'fpga -state' command is executed.
21:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:56 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:20:56 INFO  : 'jtag frequency' command is executed.
21:20:56 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:56 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:20:56 INFO  : Context for 'APU' is selected.
21:20:56 INFO  : 'stop' command is executed.
21:21:06 INFO  : 'ps7_init' command is executed.
21:21:06 INFO  : 'ps7_post_config' command is executed.
21:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:08 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:21:09 INFO  : Memory regions updated for context APU
21:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:11 INFO  : 'con' command is executed.
21:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:21:11 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
04:28:24 INFO  : Disconnected from the channel tcfchan#1.
04:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
04:28:28 INFO  : 'fpga -state' command is executed.
04:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:28:28 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
04:28:29 INFO  : 'jtag frequency' command is executed.
04:28:29 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:28:30 INFO  : Context for 'APU' is selected.
04:28:33 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
04:28:33 INFO  : Context for 'APU' is selected.
04:28:33 INFO  : 'stop' command is executed.
04:28:53 INFO  : 'ps7_init' command is executed.
04:28:54 INFO  : 'ps7_post_config' command is executed.
04:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:28:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:28:57 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

04:28:57 INFO  : Memory regions updated for context APU
04:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:28:57 INFO  : 'con' command is executed.
04:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

04:28:57 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
04:50:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509702582180,  Project:1509674961411
04:50:07 INFO  : Project rle_design_wrapper_hw_platform_0's source hardware specification located at C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:50:13 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
04:50:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:51:00 INFO  : 
04:51:05 INFO  : 
04:51:06 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
04:51:06 INFO  : Clearing existing target manager status.
04:51:11 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
04:51:13 INFO  : Closing and re-opening the MSS file of ther project RLE_Test_PS_PL_bsp
04:51:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:51:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:57:21 INFO  : Disconnected from the channel tcfchan#2.
04:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
04:57:23 INFO  : 'fpga -state' command is executed.
04:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:23 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
04:57:23 INFO  : 'jtag frequency' command is executed.
04:57:23 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:57:23 INFO  : Context for 'APU' is selected.
04:57:23 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
04:57:23 INFO  : Context for 'APU' is selected.
04:57:25 INFO  : 'stop' command is executed.
04:58:05 INFO  : 'ps7_init' command is executed.
04:58:05 INFO  : 'ps7_post_config' command is executed.
04:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:58:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:58:12 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

04:58:13 INFO  : Memory regions updated for context APU
04:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:58:14 INFO  : 'con' command is executed.
04:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

04:58:14 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
05:26:42 INFO  : Disconnected from the channel tcfchan#3.
05:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
05:26:45 INFO  : 'fpga -state' command is executed.
05:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:45 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
05:26:45 INFO  : 'jtag frequency' command is executed.
05:26:45 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:26:45 INFO  : Context for 'APU' is selected.
05:26:50 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
05:26:50 INFO  : Context for 'APU' is selected.
05:26:51 INFO  : 'stop' command is executed.
05:27:13 INFO  : 'ps7_init' command is executed.
05:27:14 INFO  : 'ps7_post_config' command is executed.
05:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:17 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

05:27:20 INFO  : Memory regions updated for context APU
05:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:21 INFO  : 'con' command is executed.
05:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

05:27:21 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
13:35:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509734059247,  Project:1509702582180
13:35:37 INFO  : Project rle_design_wrapper_hw_platform_0's source hardware specification located at C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:35:59 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
13:36:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:36:26 INFO  : 
13:36:32 INFO  : 
13:36:33 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
13:36:33 INFO  : Clearing existing target manager status.
13:36:33 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
13:36:35 INFO  : Closing and re-opening the MSS file of ther project RLE_Test_PS_PL_bsp
13:36:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:36:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:54:21 INFO  : Disconnected from the channel tcfchan#4.
13:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
13:54:25 INFO  : 'fpga -state' command is executed.
13:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:26 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
13:54:26 INFO  : 'jtag frequency' command is executed.
13:54:26 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:26 INFO  : Context for 'APU' is selected.
13:54:26 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
13:54:26 INFO  : Context for 'APU' is selected.
13:54:30 INFO  : 'stop' command is executed.
13:55:08 INFO  : 'ps7_init' command is executed.
13:55:08 INFO  : 'ps7_post_config' command is executed.
13:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:43 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

13:55:45 INFO  : Memory regions updated for context APU
13:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:47 INFO  : 'con' command is executed.
13:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

13:55:47 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
13:59:03 INFO  : Disconnected from the channel tcfchan#5.
13:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
13:59:08 INFO  : 'fpga -state' command is executed.
13:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:09 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
13:59:09 INFO  : 'jtag frequency' command is executed.
13:59:09 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:10 INFO  : Context for 'APU' is selected.
13:59:11 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
13:59:13 INFO  : Context for 'APU' is selected.
13:59:15 INFO  : 'stop' command is executed.
14:00:15 INFO  : 'ps7_init' command is executed.
14:00:15 INFO  : 'ps7_post_config' command is executed.
14:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:41 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

14:00:41 INFO  : Memory regions updated for context APU
14:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:42 INFO  : 'con' command is executed.
14:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

14:00:42 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
14:25:42 INFO  : Disconnected from the channel tcfchan#6.
14:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
14:25:47 INFO  : 'fpga -state' command is executed.
14:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:47 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
14:25:48 INFO  : 'jtag frequency' command is executed.
14:25:48 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:49 INFO  : Context for 'APU' is selected.
14:25:49 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
14:25:49 INFO  : Context for 'APU' is selected.
14:25:50 INFO  : 'stop' command is executed.
14:26:40 INFO  : 'ps7_init' command is executed.
14:26:40 INFO  : 'ps7_post_config' command is executed.
14:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:44 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

14:26:44 INFO  : Memory regions updated for context APU
14:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:44 INFO  : 'con' command is executed.
14:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

14:26:44 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
15:00:51 INFO  : Disconnected from the channel tcfchan#7.
15:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
15:00:55 INFO  : 'fpga -state' command is executed.
15:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:56 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
15:00:57 INFO  : 'jtag frequency' command is executed.
15:00:57 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:58 INFO  : Context for 'APU' is selected.
15:00:59 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
15:00:59 INFO  : Context for 'APU' is selected.
15:01:01 INFO  : 'stop' command is executed.
15:01:35 INFO  : 'ps7_init' command is executed.
15:01:36 INFO  : 'ps7_post_config' command is executed.
15:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:40 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

15:01:40 INFO  : Memory regions updated for context APU
15:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:41 INFO  : 'con' command is executed.
15:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

15:01:41 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
17:51:04 INFO  : Disconnected from the channel tcfchan#8.
17:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
17:51:07 INFO  : 'fpga -state' command is executed.
17:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:08 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
17:51:08 INFO  : 'jtag frequency' command is executed.
17:51:08 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:09 INFO  : Context for 'APU' is selected.
17:51:09 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
17:51:10 INFO  : Context for 'APU' is selected.
17:51:10 INFO  : 'stop' command is executed.
17:51:36 INFO  : 'ps7_init' command is executed.
17:51:36 INFO  : 'ps7_post_config' command is executed.
17:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:48 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

17:51:50 INFO  : Memory regions updated for context APU
17:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:51 INFO  : 'con' command is executed.
17:51:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

17:51:51 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:01:31 INFO  : Disconnected from the channel tcfchan#9.
18:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:01:33 INFO  : 'fpga -state' command is executed.
18:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:33 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:01:34 INFO  : 'jtag frequency' command is executed.
18:01:34 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:34 INFO  : Context for 'APU' is selected.
18:01:34 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:01:34 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : 'stop' command is executed.
18:01:52 INFO  : 'ps7_init' command is executed.
18:01:52 INFO  : 'ps7_post_config' command is executed.
18:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:56 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:01:57 INFO  : Memory regions updated for context APU
18:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:58 INFO  : 'con' command is executed.
18:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:01:58 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:04:58 INFO  : Disconnected from the channel tcfchan#10.
18:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:05:02 INFO  : 'fpga -state' command is executed.
18:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:02 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:05:03 INFO  : 'jtag frequency' command is executed.
18:05:03 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:03 INFO  : Context for 'APU' is selected.
18:05:03 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:05:04 INFO  : Context for 'APU' is selected.
18:05:04 INFO  : 'stop' command is executed.
18:05:19 INFO  : 'ps7_init' command is executed.
18:05:19 INFO  : 'ps7_post_config' command is executed.
18:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:22 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:05:22 INFO  : Memory regions updated for context APU
18:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:23 INFO  : 'con' command is executed.
18:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:05:23 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:28:50 INFO  : Disconnected from the channel tcfchan#11.
18:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:28:53 INFO  : 'fpga -state' command is executed.
18:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:53 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:28:53 INFO  : 'jtag frequency' command is executed.
18:28:53 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:54 INFO  : Context for 'APU' is selected.
18:28:54 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:28:55 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : 'stop' command is executed.
18:29:04 INFO  : 'ps7_init' command is executed.
18:29:04 INFO  : 'ps7_post_config' command is executed.
18:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:06 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:29:06 INFO  : Memory regions updated for context APU
18:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:07 INFO  : 'con' command is executed.
18:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:29:07 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:40:10 INFO  : Disconnected from the channel tcfchan#12.
18:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:40:16 INFO  : 'fpga -state' command is executed.
18:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:17 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:40:17 INFO  : 'jtag frequency' command is executed.
18:40:17 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:17 INFO  : Context for 'APU' is selected.
18:40:17 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:40:17 INFO  : Context for 'APU' is selected.
18:40:18 INFO  : 'stop' command is executed.
18:40:39 INFO  : 'ps7_init' command is executed.
18:40:40 INFO  : 'ps7_post_config' command is executed.
18:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:50 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:40:51 INFO  : Memory regions updated for context APU
18:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:51 INFO  : 'con' command is executed.
18:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:40:51 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:59:11 INFO  : Disconnected from the channel tcfchan#13.
18:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:59:15 INFO  : 'fpga -state' command is executed.
18:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:15 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:59:15 INFO  : 'jtag frequency' command is executed.
18:59:15 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:15 INFO  : Context for 'APU' is selected.
18:59:15 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:59:16 INFO  : Context for 'APU' is selected.
18:59:17 INFO  : 'stop' command is executed.
18:59:44 INFO  : 'ps7_init' command is executed.
18:59:44 INFO  : 'ps7_post_config' command is executed.
18:59:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:50 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:59:50 INFO  : Memory regions updated for context APU
18:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:50 INFO  : 'con' command is executed.
18:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:59:50 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:46:40 INFO  : Disconnected from the channel tcfchan#14.
19:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:46:42 INFO  : 'fpga -state' command is executed.
19:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:43 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:46:43 INFO  : 'jtag frequency' command is executed.
19:46:43 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:43 INFO  : Context for 'APU' is selected.
19:46:44 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:46:44 INFO  : Context for 'APU' is selected.
19:46:45 INFO  : 'stop' command is executed.
19:46:55 INFO  : 'ps7_init' command is executed.
19:46:56 INFO  : 'ps7_post_config' command is executed.
19:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:06 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:47:06 INFO  : Memory regions updated for context APU
19:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:07 INFO  : 'con' command is executed.
19:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:47:07 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:56:44 INFO  : Disconnected from the channel tcfchan#15.
19:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:56:46 INFO  : 'fpga -state' command is executed.
19:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:46 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:56:46 INFO  : 'jtag frequency' command is executed.
19:56:46 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:47 INFO  : Context for 'APU' is selected.
19:56:47 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:56:48 INFO  : Context for 'APU' is selected.
19:56:49 INFO  : 'stop' command is executed.
19:57:29 INFO  : 'ps7_init' command is executed.
19:57:29 INFO  : 'ps7_post_config' command is executed.
19:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:33 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:57:34 INFO  : Memory regions updated for context APU
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:35 INFO  : 'con' command is executed.
19:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:57:35 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:03:53 INFO  : Disconnected from the channel tcfchan#16.
20:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:03:56 INFO  : 'fpga -state' command is executed.
20:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:56 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:03:57 INFO  : 'jtag frequency' command is executed.
20:03:57 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:58 INFO  : Context for 'APU' is selected.
20:03:58 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:03:59 INFO  : Context for 'APU' is selected.
20:03:59 INFO  : 'stop' command is executed.
20:04:23 INFO  : 'ps7_init' command is executed.
20:04:23 INFO  : 'ps7_post_config' command is executed.
20:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:33 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:04:34 INFO  : Memory regions updated for context APU
20:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:35 INFO  : 'con' command is executed.
20:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:04:35 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:07:07 INFO  : Disconnected from the channel tcfchan#17.
20:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:07:11 INFO  : 'fpga -state' command is executed.
20:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:11 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:07:11 INFO  : 'jtag frequency' command is executed.
20:07:11 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:12 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:07:12 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : 'stop' command is executed.
20:07:30 INFO  : 'ps7_init' command is executed.
20:07:31 INFO  : 'ps7_post_config' command is executed.
20:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:37 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:07:37 INFO  : Memory regions updated for context APU
20:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:39 INFO  : 'con' command is executed.
20:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:07:39 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:09:23 INFO  : Disconnected from the channel tcfchan#18.
20:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:09:24 INFO  : 'fpga -state' command is executed.
20:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:25 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:09:25 INFO  : 'jtag frequency' command is executed.
20:09:25 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:26 INFO  : Context for 'APU' is selected.
20:09:26 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:09:26 INFO  : Context for 'APU' is selected.
20:09:28 INFO  : 'stop' command is executed.
20:10:05 INFO  : 'ps7_init' command is executed.
20:10:05 INFO  : 'ps7_post_config' command is executed.
20:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:08 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:10:09 INFO  : Memory regions updated for context APU
20:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:10 INFO  : 'con' command is executed.
20:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:10:10 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:11:00 INFO  : Disconnected from the channel tcfchan#19.
20:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:11:03 INFO  : 'fpga -state' command is executed.
20:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:04 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:11:04 INFO  : 'jtag frequency' command is executed.
20:11:04 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:04 INFO  : Context for 'APU' is selected.
20:11:06 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:11:06 INFO  : Context for 'APU' is selected.
20:11:06 INFO  : 'stop' command is executed.
20:11:17 INFO  : 'ps7_init' command is executed.
20:11:18 INFO  : 'ps7_post_config' command is executed.
20:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:24 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:11:25 INFO  : Memory regions updated for context APU
20:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:25 INFO  : 'con' command is executed.
20:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:11:25 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:12:34 INFO  : Disconnected from the channel tcfchan#20.
20:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:12:40 INFO  : 'fpga -state' command is executed.
20:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:40 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:12:40 INFO  : 'jtag frequency' command is executed.
20:12:40 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:40 INFO  : Context for 'APU' is selected.
20:12:43 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:12:43 INFO  : Context for 'APU' is selected.
20:12:43 INFO  : 'stop' command is executed.
20:13:05 INFO  : 'ps7_init' command is executed.
20:13:06 INFO  : 'ps7_post_config' command is executed.
20:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:18 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:13:19 INFO  : Memory regions updated for context APU
20:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:19 INFO  : 'con' command is executed.
20:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:13:19 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:56:24 INFO  : Disconnected from the channel tcfchan#21.
23:56:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
01:06:27 INFO  : Registering command handlers for SDK TCF services
01:06:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
01:06:32 INFO  : XSCT server has started successfully.
01:06:39 INFO  : Successfully done setting XSCT server connection channel  
01:06:39 INFO  : Successfully done setting SDK workspace  
01:06:39 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
01:06:39 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
01:06:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509775524751,  Project:1509734059247
01:06:44 INFO  : The hardware specification for project 'rle_design_wrapper_hw_platform_0' is different from C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
01:06:44 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
01:06:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:07:08 INFO  : 
01:07:13 INFO  : 
01:07:14 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
01:07:14 INFO  : Clearing existing target manager status.
01:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:20:58 INFO  : 'fpga -state' command is executed.
01:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:59 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:20:59 INFO  : 'jtag frequency' command is executed.
01:20:59 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:59 INFO  : Context for 'APU' is selected.
01:20:59 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:20:59 INFO  : Context for 'APU' is selected.
01:21:00 INFO  : 'stop' command is executed.
01:21:14 INFO  : 'ps7_init' command is executed.
01:21:15 INFO  : 'ps7_post_config' command is executed.
01:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:23 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:21:25 INFO  : Memory regions updated for context APU
01:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:26 INFO  : 'con' command is executed.
01:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:21:26 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:23:13 INFO  : Disconnected from the channel tcfchan#1.
01:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:23:17 INFO  : 'fpga -state' command is executed.
01:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:18 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:23:18 INFO  : 'jtag frequency' command is executed.
01:23:18 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:18 INFO  : Context for 'APU' is selected.
01:23:22 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:23:22 INFO  : Context for 'APU' is selected.
01:23:22 INFO  : 'stop' command is executed.
01:23:44 INFO  : 'ps7_init' command is executed.
01:23:44 INFO  : 'ps7_post_config' command is executed.
01:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:57 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:23:57 INFO  : Memory regions updated for context APU
01:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:58 INFO  : 'con' command is executed.
01:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:23:58 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:44:23 INFO  : Disconnected from the channel tcfchan#2.
01:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:44:25 INFO  : 'fpga -state' command is executed.
01:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:26 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:44:26 INFO  : 'jtag frequency' command is executed.
01:44:26 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:26 INFO  : Context for 'APU' is selected.
01:44:27 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:44:27 INFO  : Context for 'APU' is selected.
01:44:27 INFO  : 'stop' command is executed.
01:44:41 INFO  : 'ps7_init' command is executed.
01:44:41 INFO  : 'ps7_post_config' command is executed.
01:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:46 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:44:46 INFO  : Memory regions updated for context APU
01:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:46 INFO  : 'con' command is executed.
01:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:44:46 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
02:24:33 INFO  : Disconnected from the channel tcfchan#3.
02:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
02:24:37 INFO  : 'fpga -state' command is executed.
02:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:38 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
02:24:38 INFO  : 'jtag frequency' command is executed.
02:24:38 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:38 INFO  : Context for 'APU' is selected.
02:24:39 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
02:24:39 INFO  : Context for 'APU' is selected.
02:24:41 INFO  : 'stop' command is executed.
02:25:04 INFO  : 'ps7_init' command is executed.
02:25:04 INFO  : 'ps7_post_config' command is executed.
02:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:18 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

02:25:18 INFO  : Memory regions updated for context APU
02:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:20 INFO  : 'con' command is executed.
02:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

02:25:20 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
02:34:55 INFO  : Disconnected from the channel tcfchan#4.
02:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
02:34:58 INFO  : 'fpga -state' command is executed.
02:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:59 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
02:34:59 INFO  : 'jtag frequency' command is executed.
02:34:59 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:59 INFO  : Context for 'APU' is selected.
02:34:59 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
02:34:59 INFO  : Context for 'APU' is selected.
02:35:00 INFO  : 'stop' command is executed.
02:35:09 INFO  : 'ps7_init' command is executed.
02:35:09 INFO  : 'ps7_post_config' command is executed.
02:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:18 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

02:35:18 INFO  : Memory regions updated for context APU
02:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:19 INFO  : 'con' command is executed.
02:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

02:35:19 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
02:42:45 INFO  : Disconnected from the channel tcfchan#5.
02:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
02:42:48 INFO  : 'fpga -state' command is executed.
02:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:48 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
02:42:48 INFO  : 'jtag frequency' command is executed.
02:42:48 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:42:48 INFO  : Context for 'APU' is selected.
02:42:48 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
02:42:48 INFO  : Context for 'APU' is selected.
02:42:49 INFO  : 'stop' command is executed.
02:42:57 INFO  : 'ps7_init' command is executed.
02:42:58 INFO  : 'ps7_post_config' command is executed.
02:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:04 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

02:43:05 INFO  : Memory regions updated for context APU
02:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:05 INFO  : 'con' command is executed.
02:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

02:43:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
02:51:51 INFO  : Disconnected from the channel tcfchan#6.
02:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
02:51:54 INFO  : 'fpga -state' command is executed.
02:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:55 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
02:51:55 INFO  : 'jtag frequency' command is executed.
02:51:55 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:55 INFO  : Context for 'APU' is selected.
02:51:55 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
02:51:56 INFO  : Context for 'APU' is selected.
02:51:57 INFO  : 'stop' command is executed.
02:52:17 INFO  : 'ps7_init' command is executed.
02:52:17 INFO  : 'ps7_post_config' command is executed.
02:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

02:52:28 INFO  : Memory regions updated for context APU
02:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : 'con' command is executed.
02:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

02:52:28 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
03:00:55 INFO  : Disconnected from the channel tcfchan#7.
03:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
03:00:57 INFO  : 'fpga -state' command is executed.
03:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:58 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
03:00:58 INFO  : 'jtag frequency' command is executed.
03:00:58 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:58 INFO  : Context for 'APU' is selected.
03:00:59 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
03:00:59 INFO  : Context for 'APU' is selected.
03:00:59 INFO  : 'stop' command is executed.
03:01:09 INFO  : 'ps7_init' command is executed.
03:01:10 INFO  : 'ps7_post_config' command is executed.
03:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:24 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

03:01:24 INFO  : Memory regions updated for context APU
03:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:25 INFO  : 'con' command is executed.
03:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

03:01:25 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
17:42:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509826249056,  Project:1509775524751
17:42:18 INFO  : Project rle_design_wrapper_hw_platform_0's source hardware specification located at C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:42:40 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
17:42:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:43:20 INFO  : 
17:43:33 INFO  : 
17:43:35 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
17:43:35 INFO  : Clearing existing target manager status.
17:43:35 INFO  : Closing and re-opening the MSS file of ther project RLE_Test_PS_PL_bsp
17:43:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:43:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:20:18 INFO  : Disconnected from the channel tcfchan#8.
18:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:20:21 INFO  : 'fpga -state' command is executed.
18:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:21 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:20:22 INFO  : 'jtag frequency' command is executed.
18:20:22 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:22 INFO  : Context for 'APU' is selected.
18:20:22 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:20:23 INFO  : Context for 'APU' is selected.
18:20:23 INFO  : 'stop' command is executed.
18:20:39 INFO  : 'ps7_init' command is executed.
18:20:40 INFO  : 'ps7_post_config' command is executed.
18:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:59 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:20:59 INFO  : Memory regions updated for context APU
18:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:00 INFO  : 'con' command is executed.
18:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:21:00 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:26:35 INFO  : Disconnected from the channel tcfchan#9.
18:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:26:37 INFO  : 'fpga -state' command is executed.
18:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:38 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:26:38 INFO  : 'jtag frequency' command is executed.
18:26:38 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:39 INFO  : Context for 'APU' is selected.
18:26:39 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:26:40 INFO  : Context for 'APU' is selected.
18:26:41 INFO  : 'stop' command is executed.
18:26:58 INFO  : 'ps7_init' command is executed.
18:26:59 INFO  : 'ps7_post_config' command is executed.
18:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:10 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:27:11 INFO  : Memory regions updated for context APU
18:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:11 INFO  : 'con' command is executed.
18:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:27:11 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:35:52 INFO  : Disconnected from the channel tcfchan#10.
18:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:35:55 INFO  : 'fpga -state' command is executed.
18:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:56 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:35:56 INFO  : 'jtag frequency' command is executed.
18:35:56 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:56 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:58 INFO  : 'stop' command is executed.
18:36:21 INFO  : 'ps7_init' command is executed.
18:36:21 INFO  : 'ps7_post_config' command is executed.
18:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:50 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:36:50 INFO  : Memory regions updated for context APU
18:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:51 INFO  : 'con' command is executed.
18:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:36:51 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:38:46 INFO  : Disconnected from the channel tcfchan#11.
18:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:38:48 INFO  : 'fpga -state' command is executed.
18:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:49 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:38:49 INFO  : 'jtag frequency' command is executed.
18:38:49 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:49 INFO  : Context for 'APU' is selected.
18:38:50 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:38:50 INFO  : Context for 'APU' is selected.
18:38:51 INFO  : 'stop' command is executed.
18:39:22 INFO  : 'ps7_init' command is executed.
18:39:22 INFO  : 'ps7_post_config' command is executed.
18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:43 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:39:43 INFO  : Memory regions updated for context APU
18:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:43 INFO  : 'con' command is executed.
18:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:39:43 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:45:27 INFO  : Disconnected from the channel tcfchan#12.
18:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:45:31 INFO  : 'fpga -state' command is executed.
18:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:32 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:45:32 INFO  : 'jtag frequency' command is executed.
18:45:32 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:33 INFO  : Context for 'APU' is selected.
18:45:33 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:45:33 INFO  : Context for 'APU' is selected.
18:45:33 INFO  : 'stop' command is executed.
18:45:49 INFO  : 'ps7_init' command is executed.
18:45:49 INFO  : 'ps7_post_config' command is executed.
18:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:06 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:46:06 INFO  : Memory regions updated for context APU
18:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:06 INFO  : 'con' command is executed.
18:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:46:06 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:49:02 INFO  : Disconnected from the channel tcfchan#13.
18:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:49:04 INFO  : 'fpga -state' command is executed.
18:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:05 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:49:05 INFO  : 'jtag frequency' command is executed.
18:49:05 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:06 INFO  : Context for 'APU' is selected.
18:49:06 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:49:06 INFO  : Context for 'APU' is selected.
18:49:07 INFO  : 'stop' command is executed.
18:49:19 INFO  : 'ps7_init' command is executed.
18:49:19 INFO  : 'ps7_post_config' command is executed.
18:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:43 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:49:43 INFO  : Memory regions updated for context APU
18:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:44 INFO  : 'con' command is executed.
18:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:49:44 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:57:43 INFO  : Disconnected from the channel tcfchan#14.
18:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:57:46 INFO  : 'fpga -state' command is executed.
18:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:46 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:57:47 INFO  : 'jtag frequency' command is executed.
18:57:47 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:47 INFO  : Context for 'APU' is selected.
18:57:47 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:57:48 INFO  : Context for 'APU' is selected.
18:57:48 INFO  : 'stop' command is executed.
18:58:00 INFO  : 'ps7_init' command is executed.
18:58:01 INFO  : 'ps7_post_config' command is executed.
18:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:13 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:58:14 INFO  : Memory regions updated for context APU
18:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:15 INFO  : 'con' command is executed.
18:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:58:15 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:15:52 INFO  : Disconnected from the channel tcfchan#15.
19:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:15:55 INFO  : 'fpga -state' command is executed.
19:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:56 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:15:56 INFO  : 'jtag frequency' command is executed.
19:15:56 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:57 INFO  : Context for 'APU' is selected.
19:15:57 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:15:57 INFO  : Context for 'APU' is selected.
19:15:59 INFO  : 'stop' command is executed.
19:16:12 INFO  : 'ps7_init' command is executed.
19:16:12 INFO  : 'ps7_post_config' command is executed.
19:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:29 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:16:30 INFO  : Memory regions updated for context APU
19:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:30 INFO  : 'con' command is executed.
19:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:16:30 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:20:32 INFO  : Disconnected from the channel tcfchan#16.
19:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:20:34 INFO  : 'fpga -state' command is executed.
19:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:35 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:20:36 INFO  : 'jtag frequency' command is executed.
19:20:36 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:36 INFO  : Context for 'APU' is selected.
19:20:36 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:20:37 INFO  : Context for 'APU' is selected.
19:20:37 INFO  : 'stop' command is executed.
19:20:49 INFO  : 'ps7_init' command is executed.
19:20:50 INFO  : 'ps7_post_config' command is executed.
19:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:05 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:21:06 INFO  : Memory regions updated for context APU
19:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:06 INFO  : 'con' command is executed.
19:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:21:06 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:22:28 INFO  : Disconnected from the channel tcfchan#17.
19:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:22:30 INFO  : 'fpga -state' command is executed.
19:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:31 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:22:31 INFO  : 'jtag frequency' command is executed.
19:22:31 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:31 INFO  : Context for 'APU' is selected.
19:22:32 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:22:32 INFO  : Context for 'APU' is selected.
19:22:32 INFO  : 'stop' command is executed.
19:22:43 INFO  : 'ps7_init' command is executed.
19:22:44 INFO  : 'ps7_post_config' command is executed.
19:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:01 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:23:01 INFO  : Memory regions updated for context APU
19:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:02 INFO  : 'con' command is executed.
19:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:23:02 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:57:05 INFO  : Disconnected from the channel tcfchan#18.
19:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:57:07 INFO  : 'fpga -state' command is executed.
19:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:08 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:57:08 INFO  : 'jtag frequency' command is executed.
19:57:08 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:08 INFO  : Context for 'APU' is selected.
19:57:09 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:57:09 INFO  : Context for 'APU' is selected.
19:57:09 INFO  : 'stop' command is executed.
19:57:24 INFO  : 'ps7_init' command is executed.
19:57:24 INFO  : 'ps7_post_config' command is executed.
19:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:44 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:57:44 INFO  : Memory regions updated for context APU
19:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:45 INFO  : 'con' command is executed.
19:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:57:45 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:03:33 INFO  : Disconnected from the channel tcfchan#19.
20:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:03:35 INFO  : 'fpga -state' command is executed.
20:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:35 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:03:36 INFO  : 'jtag frequency' command is executed.
20:03:36 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:36 INFO  : Context for 'APU' is selected.
20:03:36 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:03:37 INFO  : Context for 'APU' is selected.
20:03:38 INFO  : 'stop' command is executed.
20:03:51 INFO  : 'ps7_init' command is executed.
20:03:51 INFO  : 'ps7_post_config' command is executed.
20:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:07 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:04:07 INFO  : Memory regions updated for context APU
20:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:07 INFO  : 'con' command is executed.
20:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:04:07 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:16:32 INFO  : Disconnected from the channel tcfchan#20.
20:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:16:35 INFO  : 'fpga -state' command is executed.
20:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:36 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:16:36 INFO  : 'jtag frequency' command is executed.
20:16:36 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:37 INFO  : Context for 'APU' is selected.
20:16:37 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:16:38 INFO  : Context for 'APU' is selected.
20:16:38 INFO  : 'stop' command is executed.
20:16:53 INFO  : 'ps7_init' command is executed.
20:16:53 INFO  : 'ps7_post_config' command is executed.
20:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:16 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:17:16 INFO  : Memory regions updated for context APU
20:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:17 INFO  : 'con' command is executed.
20:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:17:17 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:22:32 INFO  : Disconnected from the channel tcfchan#21.
20:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:22:34 INFO  : 'fpga -state' command is executed.
20:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:35 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:22:35 INFO  : 'jtag frequency' command is executed.
20:22:35 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:36 INFO  : Context for 'APU' is selected.
20:22:36 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:22:36 INFO  : Context for 'APU' is selected.
20:22:37 INFO  : 'stop' command is executed.
20:22:49 INFO  : 'ps7_init' command is executed.
20:22:49 INFO  : 'ps7_post_config' command is executed.
20:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:08 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:23:08 INFO  : Memory regions updated for context APU
20:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:09 INFO  : 'con' command is executed.
20:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:23:09 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:41:15 INFO  : Disconnected from the channel tcfchan#22.
20:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:41:17 INFO  : 'fpga -state' command is executed.
20:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:18 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:41:18 INFO  : 'jtag frequency' command is executed.
20:41:19 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:19 INFO  : Context for 'APU' is selected.
20:41:19 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:41:19 INFO  : Context for 'APU' is selected.
20:41:20 INFO  : 'stop' command is executed.
20:41:42 INFO  : 'ps7_init' command is executed.
20:41:43 INFO  : 'ps7_post_config' command is executed.
20:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:54 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:41:54 INFO  : Memory regions updated for context APU
20:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:55 INFO  : 'con' command is executed.
20:41:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:41:55 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:46:51 INFO  : Disconnected from the channel tcfchan#23.
20:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:46:53 INFO  : 'fpga -state' command is executed.
20:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:54 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:46:54 INFO  : 'jtag frequency' command is executed.
20:46:54 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:55 INFO  : Context for 'APU' is selected.
20:46:55 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:46:55 INFO  : Context for 'APU' is selected.
20:46:56 INFO  : 'stop' command is executed.
20:47:12 INFO  : 'ps7_init' command is executed.
20:47:12 INFO  : 'ps7_post_config' command is executed.
20:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:28 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:47:28 INFO  : Memory regions updated for context APU
20:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:29 INFO  : 'con' command is executed.
20:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:47:29 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
20:58:06 INFO  : Disconnected from the channel tcfchan#24.
20:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:58:10 INFO  : 'fpga -state' command is executed.
20:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:10 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:58:11 INFO  : 'jtag frequency' command is executed.
20:58:11 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:11 INFO  : Context for 'APU' is selected.
20:58:11 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
20:58:11 INFO  : Context for 'APU' is selected.
20:58:12 INFO  : 'stop' command is executed.
20:58:35 INFO  : 'ps7_init' command is executed.
20:58:36 INFO  : 'ps7_post_config' command is executed.
20:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:52 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:58:53 INFO  : Memory regions updated for context APU
20:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:53 INFO  : 'con' command is executed.
20:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:58:53 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:03:38 INFO  : Disconnected from the channel tcfchan#25.
21:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:03:41 INFO  : 'fpga -state' command is executed.
21:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:41 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:03:41 INFO  : 'jtag frequency' command is executed.
21:03:41 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:41 INFO  : Context for 'APU' is selected.
21:03:42 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:03:42 INFO  : Context for 'APU' is selected.
21:03:43 INFO  : 'stop' command is executed.
21:04:08 INFO  : 'ps7_init' command is executed.
21:04:09 INFO  : 'ps7_post_config' command is executed.
21:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:24 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:04:24 INFO  : Memory regions updated for context APU
21:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:25 INFO  : 'con' command is executed.
21:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:04:25 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:06:54 INFO  : Disconnected from the channel tcfchan#26.
21:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:06:57 INFO  : 'fpga -state' command is executed.
21:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:58 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:06:58 INFO  : 'jtag frequency' command is executed.
21:06:58 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:58 INFO  : Context for 'APU' is selected.
21:06:59 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:06:59 INFO  : Context for 'APU' is selected.
21:07:00 INFO  : 'stop' command is executed.
21:07:17 INFO  : 'ps7_init' command is executed.
21:07:17 INFO  : 'ps7_post_config' command is executed.
21:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:28 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:07:29 INFO  : Memory regions updated for context APU
21:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:30 INFO  : 'con' command is executed.
21:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:07:30 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:12:27 INFO  : Disconnected from the channel tcfchan#27.
21:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:12:30 INFO  : 'fpga -state' command is executed.
21:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:30 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:12:30 INFO  : 'jtag frequency' command is executed.
21:12:30 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:30 INFO  : Context for 'APU' is selected.
21:12:31 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:12:31 INFO  : Context for 'APU' is selected.
21:12:32 INFO  : 'stop' command is executed.
21:12:49 INFO  : 'ps7_init' command is executed.
21:12:50 INFO  : 'ps7_post_config' command is executed.
21:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:04 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:13:05 INFO  : Memory regions updated for context APU
21:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:05 INFO  : 'con' command is executed.
21:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:13:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:13:36 INFO  : Disconnected from the channel tcfchan#28.
21:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:13:41 INFO  : 'fpga -state' command is executed.
21:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:42 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:13:42 INFO  : 'jtag frequency' command is executed.
21:13:42 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:42 INFO  : Context for 'APU' is selected.
21:13:42 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:13:42 INFO  : Context for 'APU' is selected.
21:13:42 INFO  : 'stop' command is executed.
21:14:01 INFO  : 'ps7_init' command is executed.
21:14:02 INFO  : 'ps7_post_config' command is executed.
21:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:12 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:14:13 INFO  : Memory regions updated for context APU
21:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:13 INFO  : 'con' command is executed.
21:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:14:13 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:15:53 INFO  : Disconnected from the channel tcfchan#29.
21:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:15:55 INFO  : 'fpga -state' command is executed.
21:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:55 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:15:55 INFO  : 'jtag frequency' command is executed.
21:15:55 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:55 INFO  : Context for 'APU' is selected.
21:15:55 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:15:55 INFO  : Context for 'APU' is selected.
21:15:56 INFO  : 'stop' command is executed.
21:16:10 INFO  : 'ps7_init' command is executed.
21:16:11 INFO  : 'ps7_post_config' command is executed.
21:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:26 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:16:26 INFO  : Memory regions updated for context APU
21:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:26 INFO  : 'con' command is executed.
21:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:16:26 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:30:04 INFO  : Disconnected from the channel tcfchan#30.
21:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:30:06 INFO  : 'fpga -state' command is executed.
21:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:07 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:30:07 INFO  : 'jtag frequency' command is executed.
21:30:07 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:07 INFO  : Context for 'APU' is selected.
21:30:07 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:30:07 INFO  : Context for 'APU' is selected.
21:30:08 INFO  : 'stop' command is executed.
21:30:32 INFO  : 'ps7_init' command is executed.
21:30:33 INFO  : 'ps7_post_config' command is executed.
21:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:44 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:30:44 INFO  : Memory regions updated for context APU
21:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:46 INFO  : 'con' command is executed.
21:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:30:46 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:33:54 INFO  : Disconnected from the channel tcfchan#31.
21:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:33:57 INFO  : 'fpga -state' command is executed.
21:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:57 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:33:58 INFO  : 'jtag frequency' command is executed.
21:33:58 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:58 INFO  : Context for 'APU' is selected.
21:33:58 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:33:58 INFO  : Context for 'APU' is selected.
21:33:59 INFO  : 'stop' command is executed.
21:34:28 INFO  : 'ps7_init' command is executed.
21:34:28 INFO  : 'ps7_post_config' command is executed.
21:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:42 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:34:42 INFO  : Memory regions updated for context APU
21:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:43 INFO  : 'con' command is executed.
21:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:34:43 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:40:12 INFO  : Disconnected from the channel tcfchan#32.
21:40:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:49:46 INFO  : Registering command handlers for SDK TCF services
21:49:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
21:49:51 INFO  : XSCT server has started successfully.
21:50:01 INFO  : Successfully done setting XSCT server connection channel  
21:50:01 INFO  : Successfully done setting SDK workspace  
21:50:01 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
21:50:01 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
21:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
21:52:10 INFO  : 'fpga -state' command is executed.
21:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:10 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
21:52:10 INFO  : 'jtag frequency' command is executed.
21:52:10 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:10 INFO  : Context for 'APU' is selected.
21:52:10 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
21:52:11 INFO  : Context for 'APU' is selected.
21:52:11 INFO  : 'stop' command is executed.
21:52:20 INFO  : 'ps7_init' command is executed.
21:52:20 INFO  : 'ps7_post_config' command is executed.
21:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

21:52:29 INFO  : Memory regions updated for context APU
21:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:30 INFO  : 'con' command is executed.
21:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

21:52:30 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
22:15:28 INFO  : Disconnected from the channel tcfchan#1.
22:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
22:15:31 INFO  : 'fpga -state' command is executed.
22:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:31 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
22:15:32 INFO  : 'jtag frequency' command is executed.
22:15:32 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:32 INFO  : Context for 'APU' is selected.
22:15:35 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
22:15:35 INFO  : Context for 'APU' is selected.
22:15:35 INFO  : 'stop' command is executed.
22:15:46 INFO  : 'ps7_init' command is executed.
22:15:46 INFO  : 'ps7_post_config' command is executed.
22:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:04 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

22:16:05 INFO  : Memory regions updated for context APU
22:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:05 INFO  : 'con' command is executed.
22:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

22:16:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
22:25:56 INFO  : Disconnected from the channel tcfchan#2.
22:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
22:25:59 INFO  : 'fpga -state' command is executed.
22:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:59 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
22:25:59 INFO  : 'jtag frequency' command is executed.
22:25:59 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:59 INFO  : Context for 'APU' is selected.
22:26:03 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
22:26:03 INFO  : Context for 'APU' is selected.
22:26:04 INFO  : 'stop' command is executed.
22:26:15 INFO  : 'ps7_init' command is executed.
22:26:16 INFO  : 'ps7_post_config' command is executed.
22:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:22 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

22:26:23 INFO  : Memory regions updated for context APU
22:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:24 INFO  : 'con' command is executed.
22:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

22:26:24 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
22:59:08 INFO  : Disconnected from the channel tcfchan#3.
22:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
22:59:11 INFO  : 'fpga -state' command is executed.
22:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:11 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
22:59:11 INFO  : 'jtag frequency' command is executed.
22:59:11 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:11 INFO  : Context for 'APU' is selected.
22:59:15 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
22:59:15 INFO  : Context for 'APU' is selected.
22:59:16 INFO  : 'stop' command is executed.
22:59:28 INFO  : 'ps7_init' command is executed.
22:59:29 INFO  : 'ps7_post_config' command is executed.
22:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:43 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

22:59:43 INFO  : Memory regions updated for context APU
22:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:43 INFO  : 'con' command is executed.
22:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

22:59:43 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:02:39 INFO  : Disconnected from the channel tcfchan#4.
23:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
23:02:41 INFO  : 'fpga -state' command is executed.
23:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:42 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
23:02:42 INFO  : 'jtag frequency' command is executed.
23:02:42 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:42 INFO  : Context for 'APU' is selected.
23:02:45 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
23:02:45 INFO  : Context for 'APU' is selected.
23:02:46 INFO  : 'stop' command is executed.
23:02:56 INFO  : 'ps7_init' command is executed.
23:02:56 INFO  : 'ps7_post_config' command is executed.
23:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:08 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

23:03:08 INFO  : Memory regions updated for context APU
23:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:08 INFO  : 'con' command is executed.
23:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

23:03:08 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:22:01 INFO  : Disconnected from the channel tcfchan#5.
23:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
23:22:02 INFO  : 'fpga -state' command is executed.
23:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:03 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
23:22:03 INFO  : 'jtag frequency' command is executed.
23:22:03 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:03 INFO  : Context for 'APU' is selected.
23:22:07 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
23:22:08 INFO  : Context for 'APU' is selected.
23:22:08 INFO  : 'stop' command is executed.
23:22:24 INFO  : 'ps7_init' command is executed.
23:22:25 INFO  : 'ps7_post_config' command is executed.
23:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:39 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

23:22:40 INFO  : Memory regions updated for context APU
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:41 INFO  : 'con' command is executed.
23:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

23:22:41 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:25:03 INFO  : Disconnected from the channel tcfchan#6.
23:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
23:25:05 INFO  : 'fpga -state' command is executed.
23:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:05 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
23:25:06 INFO  : 'jtag frequency' command is executed.
23:25:06 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:06 INFO  : Context for 'APU' is selected.
23:25:09 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
23:25:09 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : 'stop' command is executed.
23:25:36 INFO  : 'ps7_init' command is executed.
23:25:36 INFO  : 'ps7_post_config' command is executed.
23:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:51 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

23:25:52 INFO  : Memory regions updated for context APU
23:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:52 INFO  : 'con' command is executed.
23:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

23:25:52 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:39:45 INFO  : Disconnected from the channel tcfchan#7.
23:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
23:39:48 INFO  : 'fpga -state' command is executed.
23:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:48 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
23:39:48 INFO  : 'jtag frequency' command is executed.
23:39:48 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:48 INFO  : Context for 'APU' is selected.
23:39:51 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
23:39:51 INFO  : Context for 'APU' is selected.
23:39:53 INFO  : 'stop' command is executed.
23:40:04 INFO  : 'ps7_init' command is executed.
23:40:06 INFO  : 'ps7_post_config' command is executed.
23:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

23:40:23 INFO  : Memory regions updated for context APU
23:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:24 INFO  : 'con' command is executed.
23:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

23:40:24 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
23:58:03 INFO  : Disconnected from the channel tcfchan#8.
00:01:55 INFO  : Registering command handlers for SDK TCF services
00:01:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
00:02:00 INFO  : XSCT server has started successfully.
00:02:00 INFO  : Successfully done setting XSCT server connection channel  
00:02:06 INFO  : Successfully done setting SDK workspace  
00:02:06 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
00:02:06 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
00:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
00:04:16 INFO  : 'fpga -state' command is executed.
00:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:17 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
00:04:17 INFO  : 'jtag frequency' command is executed.
00:04:17 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:17 INFO  : Context for 'APU' is selected.
00:04:18 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
00:04:18 INFO  : Context for 'APU' is selected.
00:04:18 INFO  : 'stop' command is executed.
00:04:23 INFO  : 'ps7_init' command is executed.
00:04:23 INFO  : 'ps7_post_config' command is executed.
00:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:34 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

00:04:35 INFO  : Memory regions updated for context APU
00:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:36 INFO  : 'con' command is executed.
00:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

00:04:36 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
00:08:30 INFO  : Disconnected from the channel tcfchan#1.
00:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
00:08:33 INFO  : 'fpga -state' command is executed.
00:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:33 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
00:08:33 INFO  : 'jtag frequency' command is executed.
00:08:33 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:33 INFO  : Context for 'APU' is selected.
00:08:35 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
00:08:35 INFO  : Context for 'APU' is selected.
00:08:36 INFO  : 'stop' command is executed.
00:08:48 INFO  : 'ps7_init' command is executed.
00:08:48 INFO  : 'ps7_post_config' command is executed.
00:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:04 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

00:09:04 INFO  : Memory regions updated for context APU
00:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:05 INFO  : 'con' command is executed.
00:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

00:09:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
00:11:21 INFO  : Disconnected from the channel tcfchan#2.
00:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
00:11:23 INFO  : 'fpga -state' command is executed.
00:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:23 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
00:11:23 INFO  : 'jtag frequency' command is executed.
00:11:23 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:23 INFO  : Context for 'APU' is selected.
00:11:26 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
00:11:26 INFO  : Context for 'APU' is selected.
00:11:26 INFO  : 'stop' command is executed.
00:11:34 INFO  : 'ps7_init' command is executed.
00:11:35 INFO  : 'ps7_post_config' command is executed.
00:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:44 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

00:11:45 INFO  : Memory regions updated for context APU
00:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:45 INFO  : 'con' command is executed.
00:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

00:11:45 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
00:18:44 INFO  : Disconnected from the channel tcfchan#3.
00:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
00:18:47 INFO  : 'fpga -state' command is executed.
00:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:47 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
00:18:47 INFO  : 'jtag frequency' command is executed.
00:18:47 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:48 INFO  : Context for 'APU' is selected.
00:18:50 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
00:18:50 INFO  : Context for 'APU' is selected.
00:18:51 INFO  : 'stop' command is executed.
00:19:03 INFO  : 'ps7_init' command is executed.
00:19:03 INFO  : 'ps7_post_config' command is executed.
00:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:15 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

00:19:16 INFO  : Memory regions updated for context APU
00:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:16 INFO  : 'con' command is executed.
00:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

00:19:16 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
00:25:10 INFO  : No changes in MSS file content so not generating sources.
00:45:11 ERROR : (XSDB Server)R6025
- pure virtual function call

00:45:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
00:45:21 INFO  : XSCT server has started successfully.
00:51:50 INFO  : Refreshed build settings on project RLE_Test_PSL
00:54:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
00:54:16 INFO  : XSCT server has started successfully.
00:56:20 INFO  : No changes in MSS file content so not generating sources.
01:22:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
01:33:13 INFO  : Registering command handlers for SDK TCF services
01:33:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
01:33:19 INFO  : XSCT server has started successfully.
01:33:19 INFO  : Successfully done setting XSCT server connection channel  
01:33:22 INFO  : Successfully done setting SDK workspace  
01:33:22 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
01:33:22 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
01:33:59 INFO  : Registering command handlers for SDK TCF services
01:33:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
01:34:01 INFO  : XSCT server has started successfully.
01:34:01 INFO  : Successfully done setting XSCT server connection channel  
01:34:01 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
01:34:02 INFO  : Successfully done setting SDK workspace  
01:34:02 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
01:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:34:15 INFO  : 'fpga -state' command is executed.
01:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:15 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:34:15 INFO  : 'jtag frequency' command is executed.
01:34:15 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:15 INFO  : Context for 'APU' is selected.
01:34:16 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:34:16 INFO  : Context for 'APU' is selected.
01:34:16 INFO  : 'stop' command is executed.
01:34:28 INFO  : 'ps7_init' command is executed.
01:34:28 INFO  : 'ps7_post_config' command is executed.
01:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:36 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:34:37 INFO  : Memory regions updated for context APU
01:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:37 INFO  : 'con' command is executed.
01:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:34:37 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:38:40 INFO  : Disconnected from the channel tcfchan#1.
01:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:38:42 INFO  : 'fpga -state' command is executed.
01:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:43 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:38:43 INFO  : 'jtag frequency' command is executed.
01:38:43 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:43 INFO  : Context for 'APU' is selected.
01:38:46 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:38:46 INFO  : Context for 'APU' is selected.
01:38:46 INFO  : 'stop' command is executed.
01:38:54 INFO  : 'ps7_init' command is executed.
01:38:55 INFO  : 'ps7_post_config' command is executed.
01:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:05 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:39:05 INFO  : Memory regions updated for context APU
01:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:05 INFO  : 'con' command is executed.
01:39:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:39:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:54:59 INFO  : Disconnected from the channel tcfchan#2.
01:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:55:01 INFO  : 'fpga -state' command is executed.
01:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:02 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:55:02 INFO  : 'jtag frequency' command is executed.
01:55:02 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:02 INFO  : Context for 'APU' is selected.
01:55:05 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:55:05 INFO  : Context for 'APU' is selected.
01:55:05 INFO  : 'stop' command is executed.
01:55:20 INFO  : 'ps7_init' command is executed.
01:55:20 INFO  : 'ps7_post_config' command is executed.
01:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:37 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:55:39 INFO  : Memory regions updated for context APU
01:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:40 INFO  : 'con' command is executed.
01:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:55:40 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:04:41 INFO  : Disconnected from the channel tcfchan#3.
01:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:04:43 INFO  : 'fpga -state' command is executed.
01:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:43 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:04:43 INFO  : 'jtag frequency' command is executed.
01:04:43 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:43 INFO  : Context for 'APU' is selected.
01:04:45 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:04:45 INFO  : Context for 'APU' is selected.
01:04:46 INFO  : 'stop' command is executed.
01:04:57 INFO  : 'ps7_init' command is executed.
01:04:57 INFO  : 'ps7_post_config' command is executed.
01:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:13 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:05:13 INFO  : Memory regions updated for context APU
01:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:14 INFO  : 'con' command is executed.
01:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:05:14 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:08:42 INFO  : Disconnected from the channel tcfchan#4.
01:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:08:46 INFO  : 'fpga -state' command is executed.
01:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:46 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:08:47 INFO  : 'jtag frequency' command is executed.
01:08:47 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:47 INFO  : Context for 'APU' is selected.
01:08:49 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:08:49 INFO  : Context for 'APU' is selected.
01:08:52 INFO  : 'stop' command is executed.
01:09:10 INFO  : 'ps7_init' command is executed.
01:09:10 INFO  : 'ps7_post_config' command is executed.
01:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:29 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:09:29 INFO  : Memory regions updated for context APU
01:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:29 INFO  : 'con' command is executed.
01:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:09:29 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:13:23 INFO  : Disconnected from the channel tcfchan#5.
01:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:13:27 INFO  : 'fpga -state' command is executed.
01:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:27 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:13:28 INFO  : 'jtag frequency' command is executed.
01:13:28 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:28 INFO  : Context for 'APU' is selected.
01:13:31 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:13:31 INFO  : Context for 'APU' is selected.
01:13:33 INFO  : 'stop' command is executed.
01:13:46 INFO  : 'ps7_init' command is executed.
01:13:46 INFO  : 'ps7_post_config' command is executed.
01:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:00 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:14:00 INFO  : Memory regions updated for context APU
01:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:01 INFO  : 'con' command is executed.
01:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:14:01 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:16:01 INFO  : Disconnected from the channel tcfchan#6.
01:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:16:03 INFO  : 'fpga -state' command is executed.
01:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:04 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:16:04 INFO  : 'jtag frequency' command is executed.
01:16:04 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:04 INFO  : Context for 'APU' is selected.
01:16:06 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:16:06 INFO  : Context for 'APU' is selected.
01:16:07 INFO  : 'stop' command is executed.
01:16:29 INFO  : 'ps7_init' command is executed.
01:16:30 INFO  : 'ps7_post_config' command is executed.
01:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:51 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:16:51 INFO  : Memory regions updated for context APU
01:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:52 INFO  : 'con' command is executed.
01:16:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:16:52 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:21:00 INFO  : Disconnected from the channel tcfchan#7.
01:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:21:03 INFO  : 'fpga -state' command is executed.
01:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:03 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:21:03 INFO  : 'jtag frequency' command is executed.
01:21:03 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:03 INFO  : Context for 'APU' is selected.
01:21:06 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:21:06 INFO  : Context for 'APU' is selected.
01:21:08 INFO  : 'stop' command is executed.
01:21:33 INFO  : 'ps7_init' command is executed.
01:21:34 INFO  : 'ps7_post_config' command is executed.
01:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:48 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:21:48 INFO  : Memory regions updated for context APU
01:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:50 INFO  : 'con' command is executed.
01:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:21:50 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
01:29:36 INFO  : Disconnected from the channel tcfchan#8.
01:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
01:29:38 INFO  : 'fpga -state' command is executed.
01:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:39 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
01:29:39 INFO  : 'jtag frequency' command is executed.
01:29:39 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:39 INFO  : Context for 'APU' is selected.
01:29:42 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
01:29:42 INFO  : Context for 'APU' is selected.
01:29:43 INFO  : 'stop' command is executed.
01:30:00 INFO  : 'ps7_init' command is executed.
01:30:00 INFO  : 'ps7_post_config' command is executed.
01:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:14 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

01:30:15 INFO  : Memory regions updated for context APU
01:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:15 INFO  : 'con' command is executed.
01:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

01:30:15 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
05:54:09 INFO  : Disconnected from the channel tcfchan#9.
05:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
05:54:11 INFO  : 'fpga -state' command is executed.
05:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:11 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
05:54:11 INFO  : 'jtag frequency' command is executed.
05:54:11 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:54:11 INFO  : Context for 'APU' is selected.
05:54:17 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
05:54:17 INFO  : Context for 'APU' is selected.
05:54:18 INFO  : 'stop' command is executed.
05:54:25 INFO  : 'ps7_init' command is executed.
05:54:26 INFO  : 'ps7_post_config' command is executed.
05:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:33 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

05:54:33 INFO  : Memory regions updated for context APU
05:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:34 INFO  : 'con' command is executed.
05:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

05:54:34 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
06:32:03 INFO  : Disconnected from the channel tcfchan#10.
06:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
06:32:06 INFO  : 'fpga -state' command is executed.
06:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:32:07 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
06:32:07 INFO  : 'jtag frequency' command is executed.
06:32:07 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:32:07 INFO  : Context for 'APU' is selected.
06:32:12 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
06:32:12 INFO  : Context for 'APU' is selected.
06:32:13 INFO  : 'stop' command is executed.
06:32:28 INFO  : 'ps7_init' command is executed.
06:32:28 INFO  : 'ps7_post_config' command is executed.
06:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:32:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:32:41 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

06:32:42 INFO  : Memory regions updated for context APU
06:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:32:42 INFO  : 'con' command is executed.
06:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

06:32:42 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
06:34:11 INFO  : Disconnected from the channel tcfchan#11.
06:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
06:34:14 INFO  : 'fpga -state' command is executed.
06:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:34:14 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
06:34:15 INFO  : 'jtag frequency' command is executed.
06:34:15 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:34:15 INFO  : Context for 'APU' is selected.
06:34:19 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
06:34:19 INFO  : Context for 'APU' is selected.
06:34:19 INFO  : 'stop' command is executed.
06:34:26 INFO  : 'ps7_init' command is executed.
06:34:26 INFO  : 'ps7_post_config' command is executed.
06:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:34:37 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

06:34:38 INFO  : Memory regions updated for context APU
06:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:34:38 INFO  : 'con' command is executed.
06:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

06:34:38 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
15:01:32 INFO  : Disconnected from the channel tcfchan#12.
15:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
15:01:34 INFO  : 'fpga -state' command is executed.
15:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:36 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
15:01:37 INFO  : 'jtag frequency' command is executed.
15:01:37 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:37 INFO  : Context for 'APU' is selected.
15:01:40 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
15:01:40 INFO  : Context for 'APU' is selected.
15:01:40 INFO  : 'stop' command is executed.
15:02:01 INFO  : 'ps7_init' command is executed.
15:02:03 INFO  : 'ps7_post_config' command is executed.
15:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:16 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

15:02:16 INFO  : Memory regions updated for context APU
15:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:16 INFO  : 'con' command is executed.
15:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

15:02:16 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
15:04:47 INFO  : Disconnected from the channel tcfchan#13.
15:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
15:04:50 INFO  : 'fpga -state' command is executed.
15:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:51 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
15:04:51 INFO  : 'jtag frequency' command is executed.
15:04:51 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:51 INFO  : Context for 'APU' is selected.
15:04:54 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
15:04:54 INFO  : Context for 'APU' is selected.
15:04:55 INFO  : 'stop' command is executed.
15:05:13 INFO  : 'ps7_init' command is executed.
15:05:13 INFO  : 'ps7_post_config' command is executed.
15:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:23 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

15:05:23 INFO  : Memory regions updated for context APU
15:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:23 INFO  : 'con' command is executed.
15:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

15:05:23 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
16:12:22 INFO  : Disconnected from the channel tcfchan#14.
16:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
16:12:25 INFO  : 'fpga -state' command is executed.
16:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:25 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
16:12:25 INFO  : 'jtag frequency' command is executed.
16:12:25 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:25 INFO  : Context for 'APU' is selected.
16:12:29 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
16:12:29 INFO  : Context for 'APU' is selected.
16:12:29 INFO  : 'stop' command is executed.
16:12:43 INFO  : 'ps7_init' command is executed.
16:12:43 INFO  : 'ps7_post_config' command is executed.
16:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:53 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

16:12:54 INFO  : Memory regions updated for context APU
16:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:54 INFO  : 'con' command is executed.
16:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

16:12:54 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
16:54:05 INFO  : Disconnected from the channel tcfchan#15.
16:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
16:54:07 INFO  : 'fpga -state' command is executed.
16:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:07 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
16:54:07 INFO  : 'jtag frequency' command is executed.
16:54:07 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:07 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
16:54:11 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : 'stop' command is executed.
16:54:36 INFO  : 'ps7_init' command is executed.
16:54:37 INFO  : 'ps7_post_config' command is executed.
16:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:50 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

16:54:50 INFO  : Memory regions updated for context APU
16:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:51 INFO  : 'con' command is executed.
16:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

16:54:51 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
16:55:31 INFO  : Disconnected from the channel tcfchan#16.
16:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
16:55:33 INFO  : 'fpga -state' command is executed.
16:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:34 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
16:55:34 INFO  : 'jtag frequency' command is executed.
16:55:34 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:34 INFO  : Context for 'APU' is selected.
16:55:37 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
16:55:37 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : 'stop' command is executed.
16:55:51 INFO  : 'ps7_init' command is executed.
16:55:52 INFO  : 'ps7_post_config' command is executed.
16:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:06 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

16:56:07 INFO  : Memory regions updated for context APU
16:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:07 INFO  : 'con' command is executed.
16:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

16:56:07 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
18:55:25 INFO  : Disconnected from the channel tcfchan#17.
18:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
18:55:27 INFO  : 'fpga -state' command is executed.
18:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:27 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
18:55:27 INFO  : 'jtag frequency' command is executed.
18:55:27 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:27 INFO  : Context for 'APU' is selected.
18:55:30 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
18:55:30 INFO  : Context for 'APU' is selected.
18:55:31 INFO  : 'stop' command is executed.
18:55:41 INFO  : 'ps7_init' command is executed.
18:55:41 INFO  : 'ps7_post_config' command is executed.
18:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:51 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

18:55:51 INFO  : Memory regions updated for context APU
18:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:51 INFO  : 'con' command is executed.
18:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

18:55:51 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:07:15 INFO  : Disconnected from the channel tcfchan#18.
19:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:07:17 INFO  : 'fpga -state' command is executed.
19:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:17 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:07:17 INFO  : 'jtag frequency' command is executed.
19:07:17 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:17 INFO  : Context for 'APU' is selected.
19:07:22 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:07:22 INFO  : Context for 'APU' is selected.
19:07:22 INFO  : 'stop' command is executed.
19:07:32 INFO  : 'ps7_init' command is executed.
19:07:32 INFO  : 'ps7_post_config' command is executed.
19:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:41 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:07:41 INFO  : Memory regions updated for context APU
19:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:41 INFO  : 'con' command is executed.
19:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:07:41 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:21:00 INFO  : Disconnected from the channel tcfchan#19.
19:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:21:02 INFO  : 'fpga -state' command is executed.
19:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:02 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:21:02 INFO  : 'jtag frequency' command is executed.
19:21:02 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:02 INFO  : Context for 'APU' is selected.
19:21:06 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:21:06 INFO  : Context for 'APU' is selected.
19:21:06 INFO  : 'stop' command is executed.
19:21:20 INFO  : 'ps7_init' command is executed.
19:21:21 INFO  : 'ps7_post_config' command is executed.
19:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:31 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:21:31 INFO  : Memory regions updated for context APU
19:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:31 INFO  : 'con' command is executed.
19:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:21:31 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:22:56 INFO  : Disconnected from the channel tcfchan#20.
19:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:22:59 INFO  : 'fpga -state' command is executed.
19:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:00 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:23:00 INFO  : 'jtag frequency' command is executed.
19:23:00 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:00 INFO  : Context for 'APU' is selected.
19:23:03 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:23:03 INFO  : Context for 'APU' is selected.
19:23:04 INFO  : 'stop' command is executed.
19:23:13 INFO  : 'ps7_init' command is executed.
19:23:14 INFO  : 'ps7_post_config' command is executed.
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:23 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:23:23 INFO  : Memory regions updated for context APU
19:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:23 INFO  : 'con' command is executed.
19:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:23:23 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:30:11 INFO  : Disconnected from the channel tcfchan#21.
19:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:30:13 INFO  : 'fpga -state' command is executed.
19:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:13 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:30:13 INFO  : 'jtag frequency' command is executed.
19:30:13 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:13 INFO  : Context for 'APU' is selected.
19:30:18 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:30:18 INFO  : Context for 'APU' is selected.
19:30:18 INFO  : 'stop' command is executed.
19:30:31 INFO  : 'ps7_init' command is executed.
19:30:31 INFO  : 'ps7_post_config' command is executed.
19:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:42 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

19:30:42 INFO  : Memory regions updated for context APU
19:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:43 INFO  : 'con' command is executed.
19:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

19:30:43 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
14:02:41 INFO  : Disconnected from the channel tcfchan#22.
14:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
14:02:43 INFO  : 'fpga -state' command is executed.
14:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:44 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
14:02:44 INFO  : 'jtag frequency' command is executed.
14:02:44 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:44 INFO  : Context for 'APU' is selected.
14:02:48 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
14:02:48 INFO  : Context for 'APU' is selected.
14:02:49 INFO  : 'stop' command is executed.
14:03:07 INFO  : 'ps7_init' command is executed.
14:03:07 INFO  : 'ps7_post_config' command is executed.
14:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:19 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

14:03:19 INFO  : Memory regions updated for context APU
14:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:20 INFO  : 'con' command is executed.
14:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

14:03:20 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
14:11:46 INFO  : Disconnected from the channel tcfchan#23.
14:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
14:11:48 INFO  : 'fpga -state' command is executed.
14:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:49 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
14:11:49 INFO  : 'jtag frequency' command is executed.
14:11:49 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:52 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
14:11:52 INFO  : Context for 'APU' is selected.
14:11:52 INFO  : 'stop' command is executed.
14:12:10 INFO  : 'ps7_init' command is executed.
14:12:10 INFO  : 'ps7_post_config' command is executed.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:20 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

14:12:20 INFO  : Memory regions updated for context APU
14:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:20 INFO  : 'con' command is executed.
14:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

14:12:20 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
14:17:21 INFO  : Disconnected from the channel tcfchan#24.
14:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
14:17:23 INFO  : 'fpga -state' command is executed.
14:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:24 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
14:17:24 INFO  : 'jtag frequency' command is executed.
14:17:24 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:24 INFO  : Context for 'APU' is selected.
14:17:27 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
14:17:27 INFO  : Context for 'APU' is selected.
14:17:28 INFO  : 'stop' command is executed.
14:17:44 INFO  : 'ps7_init' command is executed.
14:17:44 INFO  : 'ps7_post_config' command is executed.
14:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:52 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

14:17:52 INFO  : Memory regions updated for context APU
14:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:53 INFO  : 'con' command is executed.
14:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

14:17:53 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
19:59:40 INFO  : Disconnected from the channel tcfchan#25.
19:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
19:59:42 INFO  : 'fpga -state' command is executed.
19:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:43 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
19:59:43 INFO  : 'jtag frequency' command is executed.
19:59:43 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:43 INFO  : Context for 'APU' is selected.
19:59:48 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
19:59:48 INFO  : Context for 'APU' is selected.
19:59:49 INFO  : 'stop' command is executed.
20:00:10 INFO  : 'ps7_init' command is executed.
20:00:10 INFO  : 'ps7_post_config' command is executed.
20:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:21 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

20:00:22 INFO  : Memory regions updated for context APU
20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : 'con' command is executed.
20:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:00:22 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
21:07:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510024001664,  Project:1509826249056
21:07:25 INFO  : Project rle_design_wrapper_hw_platform_0's source hardware specification located at C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:07:30 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
21:07:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:08:21 INFO  : 
21:08:26 INFO  : 
21:08:27 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
21:08:27 INFO  : Clearing existing target manager status.
21:08:33 INFO  : Closing and re-opening the MSS file of ther project RLE_Test_PS_PL_bsp
21:08:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:08:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:10:56 INFO  : No changes in MSS file content so not generating sources.
21:11:19 INFO  : No changes in MSS file content so not generating sources.
21:11:42 INFO  : No changes in MSS file content so not generating sources.
21:20:25 INFO  : No changes in MSS file content so not generating sources.
21:20:53 INFO  : No changes in MSS file content so not generating sources.
21:24:37 INFO  : No changes in MSS file content so not generating sources.
21:25:16 INFO  : No changes in MSS file content so not generating sources.
02:50:50 INFO  : Disconnected from the channel tcfchan#26.
02:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
02:50:53 INFO  : 'fpga -state' command is executed.
02:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:54 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
02:50:54 INFO  : 'jtag frequency' command is executed.
02:50:54 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:50:54 INFO  : Context for 'APU' is selected.
02:50:55 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
02:50:55 INFO  : Context for 'APU' is selected.
02:50:55 INFO  : 'stop' command is executed.
02:51:07 INFO  : 'ps7_init' command is executed.
02:51:08 INFO  : 'ps7_post_config' command is executed.
02:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:21 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

02:51:21 INFO  : Memory regions updated for context APU
02:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:22 INFO  : 'con' command is executed.
02:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

02:51:22 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
03:40:51 INFO  : Registering command handlers for SDK TCF services
03:40:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
03:41:00 INFO  : XSCT server has started successfully.
03:41:17 INFO  : Successfully done setting XSCT server connection channel  
03:41:17 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
03:41:17 INFO  : Successfully done setting SDK workspace  
03:41:17 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
03:43:08 INFO  : Registering command handlers for SDK TCF services
03:43:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
03:43:10 INFO  : XSCT server has started successfully.
03:43:10 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
03:43:10 INFO  : Successfully done setting XSCT server connection channel  
03:43:10 INFO  : Successfully done setting SDK workspace  
03:43:10 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
03:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
03:46:43 INFO  : 'fpga -state' command is executed.
03:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:43 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
03:46:44 INFO  : 'jtag frequency' command is executed.
03:46:44 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:46:44 INFO  : Context for 'APU' is selected.
03:46:44 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
03:46:44 INFO  : Context for 'APU' is selected.
03:46:45 INFO  : 'stop' command is executed.
03:47:10 INFO  : 'ps7_init' command is executed.
03:47:10 INFO  : 'ps7_post_config' command is executed.
03:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:31 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/RLE_Test_PSL/Debug/RLE_Test_PSL.elf
----------------End of Script----------------

03:47:31 INFO  : Memory regions updated for context APU
03:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:32 INFO  : 'con' command is executed.
03:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

03:47:32 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rle_test_psl.elf_on_local.tcl'
05:12:36 INFO  : Disconnected from the channel tcfchan#1.
05:13:57 INFO  : Registering command handlers for SDK TCF services
05:13:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
05:14:02 INFO  : XSCT server has started successfully.
05:14:05 INFO  : Successfully done setting XSCT server connection channel  
05:14:05 INFO  : Successfully done setting SDK workspace  
05:14:05 INFO  : Processing command line option -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf.
05:14:05 INFO  : Checking for hwspec changes in the project rle_design_wrapper_hw_platform_0.
05:22:29 ERROR : (XSDB Server)R6025
- pure virtual function call

05:22:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\temp_xsdb_launch_script.tcl
05:22:39 INFO  : XSCT server has started successfully.
05:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
05:27:50 INFO  : 'fpga -state' command is executed.
05:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:27:51 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
05:27:52 INFO  : 'jtag frequency' command is executed.
05:27:52 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:27:52 INFO  : Context for 'APU' is selected.
05:27:53 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
05:27:53 INFO  : Context for 'APU' is selected.
05:27:53 INFO  : 'stop' command is executed.
05:28:13 INFO  : 'ps7_init' command is executed.
05:28:13 INFO  : 'ps7_post_config' command is executed.
05:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:28:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:28:26 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf
----------------End of Script----------------

05:28:26 INFO  : Memory regions updated for context APU
05:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:28:27 INFO  : 'con' command is executed.
05:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

05:28:27 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_jpeg_main_app.elf_on_local.tcl'
06:18:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1510057091721,  Project:1510024001664
06:18:30 INFO  : Project rle_design_wrapper_hw_platform_0's source hardware specification located at C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:18:33 INFO  : Copied contents of C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf into \rle_design_wrapper_hw_platform_0\system.hdf.
06:18:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:19:20 INFO  : 
06:19:24 INFO  : 
06:19:30 INFO  : 
06:19:31 INFO  : Updating hardware inferred compiler options for RLE_Test_PSL.
06:19:31 INFO  : Updating hardware inferred compiler options for JPEG_Main_App.
06:19:31 INFO  : Clearing existing target manager status.
06:19:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:19:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:25:47 INFO  : Disconnected from the channel tcfchan#1.
06:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
06:25:48 INFO  : 'fpga -state' command is executed.
06:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:25:49 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
06:25:49 INFO  : 'jtag frequency' command is executed.
06:25:49 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:25:49 INFO  : Context for 'APU' is selected.
06:25:49 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
06:25:49 INFO  : Context for 'APU' is selected.
06:25:50 INFO  : 'stop' command is executed.
06:26:08 INFO  : 'ps7_init' command is executed.
06:26:08 INFO  : 'ps7_post_config' command is executed.
06:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:26:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:26:26 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf
----------------End of Script----------------

06:26:27 INFO  : Memory regions updated for context APU
06:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:26:27 INFO  : 'con' command is executed.
06:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

06:26:27 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_jpeg_main_app.elf_on_local.tcl'
06:27:51 INFO  : Disconnected from the channel tcfchan#2.
06:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
06:27:54 INFO  : 'fpga -state' command is executed.
06:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:27:54 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
06:27:54 INFO  : 'jtag frequency' command is executed.
06:27:54 INFO  : Sourcing of 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:27:54 INFO  : Context for 'APU' is selected.
06:27:57 INFO  : Hardware design information is loaded from 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf'.
06:27:57 INFO  : Context for 'APU' is selected.
06:27:57 INFO  : 'stop' command is executed.
06:28:43 INFO  : 'ps7_init' command is executed.
06:28:46 INFO  : 'ps7_post_config' command is executed.
06:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:28:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:29:04 INFO  : The application 'C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/JPEG_Main_App/Debug/JPEG_Main_App.elf
----------------End of Script----------------

06:29:04 INFO  : Memory regions updated for context APU
06:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:29:05 INFO  : 'con' command is executed.
06:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

06:29:05 INFO  : Launch script is exported to file 'C:\JPEG_Thesis\RLE\RLE_Test_PS_PL\RLE_Test_PS_PL.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_jpeg_main_app.elf_on_local.tcl'
20:37:11 INFO  : Disconnected from the channel tcfchan#3.
20:37:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
