
*** Running vivado
    with args -log sd_card_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sd_card_test.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sd_card_test.tcl -notrace
Command: link_design -top sd_card_test -part xc7k325tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref.dcp' for cell 'clk_sdcard_m0'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_m0'
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_m0 UUID: 9b8d8d67-0c62-5bf8-9df0-dc3561fac626 
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_sdcard_m0/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_sdcard_m0/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_sdcard_m0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1490.355 ; gain = 624.691
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_sdcard_m0/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Parsing XDC File [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rx'. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx'. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx'. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx'. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/constrs_1/new/sd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1491.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances

12 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1491.348 ; gain = 1087.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.348 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1df8abce2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1507.930 ; gain = 16.582

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1682.832 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1986d69bf

Time (s): cpu = 00:00:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1682.832 ; gain = 37.883

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 124e5ab33

Time (s): cpu = 00:00:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: ddfaefb2

Time (s): cpu = 00:00:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 149 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 17aeaf204

Time (s): cpu = 00:00:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Sweep, 889 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 17aeaf204

Time (s): cpu = 00:00:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 17aeaf204

Time (s): cpu = 00:00:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1413e3974

Time (s): cpu = 00:00:05 ; elapsed = 00:02:10 . Memory (MB): peak = 1682.832 ; gain = 37.883
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              12  |                                             67  |
|  Constant propagation         |              17  |             149  |                                             50  |
|  Sweep                        |               1  |              41  |                                            889  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1682.832 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13db73ad7

Time (s): cpu = 00:00:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1682.832 ; gain = 37.883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=16.566 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 171dcc65f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1836.914 ; gain = 0.000
Ending Power Optimization Task | Checksum: 171dcc65f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.914 ; gain = 154.082

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171dcc65f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.914 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1836.914 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11a22a39c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1836.914 ; gain = 345.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_card_test_drc_opted.rpt -pb sd_card_test_drc_opted.pb -rpx sd_card_test_drc_opted.rpx
Command: report_drc -file sd_card_test_drc_opted.rpt -pb sd_card_test_drc_opted.pb -rpx sd_card_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 3.3. If you're using any config pins in this bank, ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8f077743

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1836.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14dc004c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15e258455

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15e258455

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15e258455

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bd7611f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1836.914 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1694a143a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 196e22d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 2 Global Placement | Checksum: 196e22d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bfd52ab7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a2cb594c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eb285997

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1252525d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 213398093

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a220b211

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21f5fbbe3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21f5fbbe3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 131a35a56

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 131a35a56

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.888. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1447019ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1447019ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1447019ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1447019ba

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 20029911f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20029911f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000
Ending Placer Task | Checksum: 1cec77483

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1836.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sd_card_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1836.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sd_card_test_utilization_placed.rpt -pb sd_card_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sd_card_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1836.914 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 3.3. If you're using any config pins in this bank, ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d87f7c5e ConstDB: 0 ShapeSum: f647f825 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 855b68c1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2009.531 ; gain = 172.617
Post Restoration Checksum: NetGraph: 551f44e3 NumContArr: 303c23de Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 855b68c1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2038.105 ; gain = 201.191

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 855b68c1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2047.922 ; gain = 211.008

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 855b68c1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2047.922 ; gain = 211.008
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150660eab

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2096.738 ; gain = 259.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.972 | TNS=0.000  | WHS=-0.248 | THS=-197.596|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 168d7680a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.738 ; gain = 259.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.972 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 176efcc9d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.738 ; gain = 259.824
Phase 2 Router Initialization | Checksum: 229343edb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.738 ; gain = 259.824

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3200
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3200
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19dc6d3b6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.451 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d4de78fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824
Phase 4 Rip-up And Reroute | Checksum: d4de78fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d4de78fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d4de78fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824
Phase 5 Delay and Skew Optimization | Checksum: d4de78fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1579c5e27

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2096.738 ; gain = 259.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.540 | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e4bb8141

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2096.738 ; gain = 259.824
Phase 6 Post Hold Fix | Checksum: e4bb8141

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.1031 %
  Global Horizontal Routing Utilization  = 0.15396 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18e1eb47f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18e1eb47f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1664236ee

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2096.738 ; gain = 259.824

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.540 | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1664236ee

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2096.738 ; gain = 259.824
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2096.738 ; gain = 259.824

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2096.738 ; gain = 259.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2096.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2096.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_card_test_drc_routed.rpt -pb sd_card_test_drc_routed.pb -rpx sd_card_test_drc_routed.rpx
Command: report_drc -file sd_card_test_drc_routed.rpt -pb sd_card_test_drc_routed.pb -rpx sd_card_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sd_card_test_methodology_drc_routed.rpt -pb sd_card_test_methodology_drc_routed.pb -rpx sd_card_test_methodology_drc_routed.rpx
Command: report_methodology -file sd_card_test_methodology_drc_routed.rpt -pb sd_card_test_methodology_drc_routed.pb -rpx sd_card_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/sd_card_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sd_card_test_power_routed.rpt -pb sd_card_test_power_summary_routed.pb -rpx sd_card_test_power_routed.rpx
Command: report_power -file sd_card_test_power_routed.rpt -pb sd_card_test_power_summary_routed.pb -rpx sd_card_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sd_card_test_route_status.rpt -pb sd_card_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sd_card_test_timing_summary_routed.rpt -pb sd_card_test_timing_summary_routed.pb -rpx sd_card_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sd_card_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sd_card_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sd_card_test_bus_skew_routed.rpt -pb sd_card_test_bus_skew_routed.pb -rpx sd_card_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force sd_card_test.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 2.50.  However, the CONFIG_VOLTAGE for current_design is set to 3.3. If you're using any config pins in this bank, ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: B24 (IO_L1P_T0_D00_MOSI_14), A25 (IO_L1N_T0_D01_DIN_14), B22 (IO_L2P_T0_D02_14), A22 (IO_L2N_T0_D03_14), B25 (IO_L3P_T0_DQS_PUDC_B_14), and C23 (IO_L6P_T0_FCS_B_14)
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 79628384 bits.
Writing bitstream ./sd_card_test.bit...
Writing bitstream ./sd_card_test.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/BaiduNetdiskDownload/K7325_676_hdmi_inout/sdcard_test/sd_test/sd_test.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 13 20:02:24 2023. For additional details about this file, please refer to the WebTalk help file at D:/vivado2019/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2605.801 ; gain = 508.703
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 20:02:24 2023...
