

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_MACC_LOOP'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.139 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  13.000 us|  13.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MACC_LOOP  |       11|       11|         5|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       6|      1|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      94|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     100|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_6ns_16ns_16_4_1_U3  |mac_muladd_8ns_6ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |filter_taps_U  |FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R  |        0|  6|   1|    0|     8|    6|     1|           48|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                 |        0|  6|   1|    0|     8|    6|     1|           48|
    +---------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_96_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln61_fu_90_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |acc_fu_36                  |   9|          2|   16|         32|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i         |   9|          2|    4|          8|
    |i_1_fu_40                  |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   42|         84|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_36                         |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_fu_40                         |   4|   0|    4|          0|
    |icmp_ln61_reg_156                 |   1|   0|    1|          0|
    |icmp_ln61_reg_156                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  94|  32|   31|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_MACC_LOOP|  return value|
|acc_out             |  out|   16|      ap_vld|                  acc_out|       pointer|
|acc_out_ap_vld      |  out|    1|      ap_vld|                  acc_out|       pointer|
|shift_reg_address0  |  out|    3|   ap_memory|                shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|                shift_reg|         array|
|shift_reg_q0        |   in|    8|   ap_memory|                shift_reg|         array|
+--------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [c_untimed/FIR8.cpp:46]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [c_untimed/FIR8.cpp:61]   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln61 = store i4 0, i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 10 'store' 'store_ln61' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln46 = store i16 0, i16 %acc" [c_untimed/FIR8.cpp:46]   --->   Operation 11 'store' 'store_ln46' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.49ns)   --->   "%icmp_ln61 = icmp_eq  i4 %i, i4 8" [c_untimed/FIR8.cpp:61]   --->   Operation 14 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.49ns)   --->   "%add_ln61 = add i4 %i, i4 1" [c_untimed/FIR8.cpp:61]   --->   Operation 15 'add' 'add_ln61' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc16.split, void %for.end17.exitStub" [c_untimed/FIR8.cpp:61]   --->   Operation 16 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %i" [c_untimed/FIR8.cpp:61]   --->   Operation 17 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_taps_addr = getelementptr i6 %filter_taps, i64 0, i64 %zext_ln61" [c_untimed/FIR8.cpp:62]   --->   Operation 18 'getelementptr' 'filter_taps_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.75ns)   --->   "%filter_taps_load = load i3 %filter_taps_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 19 'load' 'filter_taps_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln61" [c_untimed/FIR8.cpp:62]   --->   Operation 20 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.75ns)   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 21 'load' 'shift_reg_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln61 = store i4 %add_ln61, i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 22 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 23 [1/2] ( I:1.75ns O:1.75ns )   --->   "%filter_taps_load = load i3 %filter_taps_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 23 'load' 'filter_taps_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %filter_taps_load" [c_untimed/FIR8.cpp:62]   --->   Operation 24 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] ( I:1.75ns O:1.75ns )   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 25 'load' 'shift_reg_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %shift_reg_load" [c_untimed/FIR8.cpp:62]   --->   Operation 26 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [3/3] (1.38ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 27 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 28 [2/3] (1.38ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 28 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%acc_load = load i16 %acc" [c_untimed/FIR8.cpp:62]   --->   Operation 29 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 30 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%zext_ln62_2 = zext i14 %mul_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 31 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.76ns) (root node of the DSP)   --->   "%acc_1 = add i16 %zext_ln62_2, i16 %acc_load" [c_untimed/FIR8.cpp:62]   --->   Operation 32 'add' 'acc_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%acc_load_1 = load i16 %acc"   --->   Operation 39 'load' 'acc_load_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %acc_out, i16 %acc_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.32>

State 5 <SV = 4> <Delay = 3.08>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/FIR8.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [c_untimed/FIR8.cpp:46]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [c_untimed/FIR8.cpp:61]   --->   Operation 35 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (1.76ns) (root node of the DSP)   --->   "%acc_1 = add i16 %zext_ln62_2, i16 %acc_load" [c_untimed/FIR8.cpp:62]   --->   Operation 36 'add' 'acc_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.32ns)   --->   "%store_ln46 = store i16 %acc_1, i16 %acc" [c_untimed/FIR8.cpp:46]   --->   Operation 37 'store' 'store_ln46' <Predicate = true> <Delay = 1.32>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc16" [c_untimed/FIR8.cpp:61]   --->   Operation 38 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filter_taps]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                    (alloca           ) [ 011111]
i_1                    (alloca           ) [ 010000]
store_ln61             (store            ) [ 000000]
store_ln46             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i                      (load             ) [ 000000]
icmp_ln61              (icmp             ) [ 011110]
add_ln61               (add              ) [ 000000]
br_ln61                (br               ) [ 000000]
zext_ln61              (zext             ) [ 000000]
filter_taps_addr       (getelementptr    ) [ 011000]
shift_reg_addr         (getelementptr    ) [ 011000]
store_ln61             (store            ) [ 000000]
filter_taps_load       (load             ) [ 000000]
zext_ln62              (zext             ) [ 010110]
shift_reg_load         (load             ) [ 000000]
zext_ln62_1            (zext             ) [ 010110]
acc_load               (load             ) [ 010001]
mul_ln62               (mul              ) [ 000000]
zext_ln62_2            (zext             ) [ 010001]
specpipeline_ln46      (specpipeline     ) [ 000000]
speclooptripcount_ln46 (speclooptripcount) [ 000000]
specloopname_ln61      (specloopname     ) [ 000000]
acc_1                  (add              ) [ 000000]
store_ln46             (store            ) [ 000000]
br_ln61                (br               ) [ 000000]
acc_load_1             (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_taps">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="acc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln0_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="16" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="filter_taps_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="4" slack="0"/>
<pin id="55" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_taps_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_taps_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="shift_reg_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln61_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln46_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln61_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln61_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln61_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln61_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln62_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln62_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="acc_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="3"/>
<pin id="123" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln46_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="4"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="acc_load_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="3"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/4 "/>
</bind>
</comp>

<comp id="132" class="1007" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/2 zext_ln62_2/4 acc_1/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="acc_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln61_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="3"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="160" class="1005" name="filter_taps_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filter_taps_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="shift_reg_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="zext_ln62_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="1"/>
<pin id="172" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="175" class="1005" name="zext_ln62_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="1"/>
<pin id="177" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="acc_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="112"><net_src comp="96" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="58" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="71" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="113" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="144"><net_src comp="36" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="152"><net_src comp="40" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="159"><net_src comp="90" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="51" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="168"><net_src comp="64" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="173"><net_src comp="113" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="178"><net_src comp="117" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="183"><net_src comp="121" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_out | {4 }
	Port: filter_taps | {}
	Port: shift_reg | {}
 - Input state : 
	Port: FIR8_Pipeline_MACC_LOOP : filter_taps | {1 2 }
	Port: FIR8_Pipeline_MACC_LOOP : shift_reg | {1 2 }
  - Chain level:
	State 1
		store_ln61 : 1
		store_ln46 : 1
		i : 1
		icmp_ln61 : 2
		add_ln61 : 2
		br_ln61 : 3
		zext_ln61 : 2
		filter_taps_addr : 3
		filter_taps_load : 4
		shift_reg_addr : 3
		shift_reg_load : 4
		store_ln61 : 3
	State 2
		zext_ln62 : 1
		zext_ln62_1 : 1
		mul_ln62 : 2
	State 3
	State 4
		zext_ln62_2 : 1
		acc_1 : 2
		write_ln0 : 1
	State 5
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln61_fu_90    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    add   |     add_ln61_fu_96    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_132      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_44 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln61_fu_102   |    0    |    0    |    0    |
|   zext   |    zext_ln62_fu_113   |    0    |    0    |    0    |
|          |   zext_ln62_1_fu_117  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    acc_load_reg_180    |   16   |
|       acc_reg_141      |   16   |
|filter_taps_addr_reg_160|    3   |
|       i_1_reg_149      |    4   |
|    icmp_ln61_reg_156   |    1   |
| shift_reg_addr_reg_165 |    3   |
|   zext_ln62_1_reg_175  |   14   |
|    zext_ln62_reg_170   |   14   |
+------------------------+--------+
|          Total         |   71   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|    grp_fu_132    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_132    |  p1  |   3  |   6  |   18   ||    0    ||    13   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   46   || 5.32121 ||    0    ||    40   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   40   |
|  Register |    -   |    -   |   71   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   71   |   66   |
+-----------+--------+--------+--------+--------+
