{
  "module_name": "memory.json",
  "hash_id": "522ca7f306f7ce7ce1b534d9310e74613ba7f1719272210137e70d67ea83e08f",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/rocketlake/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L3_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L3_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED\",\n        \"PublicDescription\": \"Counts the number of times HLE abort was triggered.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to unfriendly events (such as interrupts).\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_EVENTS\",\n        \"PublicDescription\": \"Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MEM\",\n        \"PublicDescription\": \"Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_UNFRIENDLY\",\n        \"PublicDescription\": \"Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution successfully committed\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Counts the number of times HLE commit succeeded.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution started.\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.START\",\n        \"PublicDescription\": \"Counts the number of times we entered an HLE region. Does not count nested transactions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of machine clears due to memory ordering conflicts.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L1D_AND_SWPF.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch data reads (which bring data to L2)  that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.OTHER.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC08000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that was not supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OCR.STREAMING_WR.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FFFC00800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data read requests that miss the L3 cache.\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least one demand data read request known to have missed the L3 cache is pending.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Cycles where at least one demand data read request known to have missed the L3 cache is pending.  Note that this does not capture all elapsed cycles while requests are outstanding - only cycles from when the requests were known to have missed the L3 cache.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted.\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED\",\n        \"PublicDescription\": \"Counts the number of times RTM abort was triggered.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_EVENTS\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEM\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEMTYPE\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to incompatible memory type.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to HLE-unfriendly instructions\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_UNFRIENDLY\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution successfully committed\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Counts the number of times RTM commit succeeded.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution started.\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.START\",\n        \"PublicDescription\": \"Counts the number of times we entered an RTM region. Does not count nested transactions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC2\",\n        \"PublicDescription\": \"Counts Unfriendly TSX abort triggered by a vzeroupper instruction.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an instruction execution caused the transactional nest count supported to be exceeded\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC3\",\n        \"PublicDescription\": \"Counts Unfriendly TSX abort triggered by a nest count that is too deep.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY_READ\",\n        \"PublicDescription\": \"Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY_WRITE\",\n        \"PublicDescription\": \"Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CONFLICT\",\n        \"PublicDescription\": \"Counts the number of times a TSX line had a cache conflict.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\",\n        \"PublicDescription\": \"Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\",\n        \"PublicDescription\": \"Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\",\n        \"PublicDescription\": \"Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\",\n        \"PublicDescription\": \"Counts the number of times a TSX Abort was triggered due to a non-release/commit store to lock.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.HLE_ELISION_BUFFER_FULL\",\n        \"PublicDescription\": \"Counts the number of times we could not allocate Lock Buffer.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}