# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:17 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 10:18:17 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:17 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 10:18:17 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:17 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Reg_4.sv 
# -- Compiling module reg_4
# 
# Top level modules:
# 	reg_4
# End time: 10:18:17 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:17 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 10:18:18 on Sep 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:18 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:18:18 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/compute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:18 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 10:18:18 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:18 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 10:18:18 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/Lab\ 2/logic_processor_4bit {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:18 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/Lab 2/logic_processor_4bit/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 10:18:18 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib C:\Users\owent\OneDrive\Documents\Fall 2021\ECE 385\Lab 2\logic_processor_4bit
# ** Error: Usage: vlib -help
#        vlib [-short | -dos | -long | -unix ]
#             [-type (directory|flat)]
#             [-compress | -nocompress]
#             [-depend [<depend>]] [-mapping [<mapping>]] [-target [<target>]]
#             [-dirpath] <path>
#             [-vendor [<vendor>]] [-version [<version>]]
#             [-unnamed_designs <count>] [(-lock|-unlock) <design>]
#             [-locklib|-unlocklib] <library_name>
# Error in macro ./Processor_run_msim_rtl_verilog.do line 17
# Usage: vlib -help
#        vlib [-short | -dos | -long | -unix ]
#             [-type (directory|flat)]
#             [-compress | -nocompress]
#             [-depend [<depend>]] [-mapping [<mapping>]] [-target [<target>]]
#             [-dirpath] <path>
#             [-vendor [<vendor>]] [-version [<version>]]
#             [-unnamed_designs <count>] [(-lock|-unlock) <design>]
#             [-locklib|-unlocklib] <library_name>
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vlib" line 7)
#     invoked from within
# "vlib C:\Users\owent\OneDrive\Documents\Fall 2021\ECE 385\Lab 2\logic_processor_4bit"
# Load canceled
