INFO-FLOW: Workspace /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution opened at Sun Dec 08 20:09:29 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_interface -m_axi_offset 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
Execute       config_interface -m_axi_offset=slave 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 0.96 sec.
Execute     set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 6.94 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.31 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.4 sec.
Command       add_library done; 0.75 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.72 sec.
Execute     create_clock -period 150.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 150.000000MHz -name default 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname lzw_fpga 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname lzw_fpga 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 206.214 MB.
INFO: [HLS 200-10] Analyzing design file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp -foptimization-record-file=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -g -I/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.cpp.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.cpp.err.log 
Command         ap_eval done; 1.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute         set_directive_top lzw_fpga -name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.diag.yml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.err.log 
Command         ap_eval done; 0.26 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         get_top
Execute           get_top 
Execute         get_files -fullpath
Execute           get_files -fullpath 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:239:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:240:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.pp.0.cpp -g -I/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.lzw_hls.pp.0.cpp.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.48 seconds; current allocated memory: 207.863 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.0.bc -args  "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.g.bc"  
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_hls.g.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.0.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.1.lower.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.21 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.2.m1.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 1.77 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.78 sec.
Execute         run_link_or_opt -opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -reflow-float-conversion -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.42 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.43 sec.
Execute         run_link_or_opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.4.m2.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lzw_fpga 
Execute           ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lzw_fpga -mllvm -hls-db-dir -mllvm /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.lto.bc > /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.27 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:161:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:64:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:145:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:116:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:170:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:221:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26:16) in function 'encoding' partially with a factor of 4 (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84:16) in function 'decoding' partially with a factor of 4 (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:159:22) has been inferred on port 'gmem0' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:159:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:71:28) has been inferred on port 'gmem1' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:71:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:179:23) has been inferred on port 'gmem2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:179:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml -> /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.53 seconds; current allocated memory: 210.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.439 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lzw_fpga -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.0.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 212.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.1.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.2.prechk.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.284 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.g.1.bc to /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.1.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:191), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
Command           transform done; 0.48 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.1.tmp.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114:32) to (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143:23) in function 'decoding'... converting 19 basic blocks.
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 235.076 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.2.bc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:170:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:86:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:149:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:150:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 321.015 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.05 sec.
Command       elaborate done; 9.1 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
Execute         ap_set_top_model lzw_fpga 
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
Execute         get_model_list lzw_fpga -filter all-wo-channel -topdown 
Execute         preproc_iomode -model lzw_fpga 
Execute         preproc_iomode -model Block_.split214_proc 
Execute         preproc_iomode -model copy_output 
Execute         preproc_iomode -model Block_.split212_proc 
Execute         preproc_iomode -model copy_output_code 
Execute         preproc_iomode -model store_output 
Execute         preproc_iomode -model decoding 
Execute         preproc_iomode -model encoding 
Execute         preproc_iomode -model load_input 
Execute         preproc_iomode -model lzw_fpga.entry11 
Execute         get_model_list lzw_fpga -filter all-wo-channel 
INFO-FLOW: Model list for configure: lzw_fpga.entry11 load_input encoding decoding store_output copy_output_code Block_.split212_proc copy_output Block_.split214_proc lzw_fpga
INFO-FLOW: Configuring Module : lzw_fpga.entry11 ...
Execute         set_default_model lzw_fpga.entry11 
Execute         apply_spec_resource_limit lzw_fpga.entry11 
INFO-FLOW: Configuring Module : load_input ...
Execute         set_default_model load_input 
Execute         apply_spec_resource_limit load_input 
INFO-FLOW: Configuring Module : encoding ...
Execute         set_default_model encoding 
Execute         apply_spec_resource_limit encoding 
INFO-FLOW: Configuring Module : decoding ...
Execute         set_default_model decoding 
Execute         apply_spec_resource_limit decoding 
INFO-FLOW: Configuring Module : store_output ...
Execute         set_default_model store_output 
Execute         apply_spec_resource_limit store_output 
INFO-FLOW: Configuring Module : copy_output_code ...
Execute         set_default_model copy_output_code 
Execute         apply_spec_resource_limit copy_output_code 
INFO-FLOW: Configuring Module : Block_.split212_proc ...
Execute         set_default_model Block_.split212_proc 
Execute         apply_spec_resource_limit Block_.split212_proc 
INFO-FLOW: Configuring Module : copy_output ...
Execute         set_default_model copy_output 
Execute         apply_spec_resource_limit copy_output 
INFO-FLOW: Configuring Module : Block_.split214_proc ...
Execute         set_default_model Block_.split214_proc 
Execute         apply_spec_resource_limit Block_.split214_proc 
INFO-FLOW: Configuring Module : lzw_fpga ...
Execute         set_default_model lzw_fpga 
Execute         apply_spec_resource_limit lzw_fpga 
INFO-FLOW: Model list for preprocess: lzw_fpga.entry11 load_input encoding decoding store_output copy_output_code Block_.split212_proc copy_output Block_.split214_proc lzw_fpga
INFO-FLOW: Preprocessing Module: lzw_fpga.entry11 ...
Execute         set_default_model lzw_fpga.entry11 
Execute         cdfg_preprocess -model lzw_fpga.entry11 
Execute         rtl_gen_preprocess lzw_fpga.entry11 
INFO-FLOW: Preprocessing Module: load_input ...
Execute         set_default_model load_input 
Execute         cdfg_preprocess -model load_input 
Execute         rtl_gen_preprocess load_input 
INFO-FLOW: Preprocessing Module: encoding ...
Execute         set_default_model encoding 
Execute         cdfg_preprocess -model encoding 
Execute         rtl_gen_preprocess encoding 
INFO-FLOW: Preprocessing Module: decoding ...
Execute         set_default_model decoding 
Execute         cdfg_preprocess -model decoding 
Execute         rtl_gen_preprocess decoding 
INFO-FLOW: Preprocessing Module: store_output ...
Execute         set_default_model store_output 
Execute         cdfg_preprocess -model store_output 
Execute         rtl_gen_preprocess store_output 
INFO-FLOW: Preprocessing Module: copy_output_code ...
Execute         set_default_model copy_output_code 
Execute         cdfg_preprocess -model copy_output_code 
Execute         rtl_gen_preprocess copy_output_code 
INFO-FLOW: Preprocessing Module: Block_.split212_proc ...
Execute         set_default_model Block_.split212_proc 
Execute         cdfg_preprocess -model Block_.split212_proc 
Execute         rtl_gen_preprocess Block_.split212_proc 
INFO-FLOW: Preprocessing Module: copy_output ...
Execute         set_default_model copy_output 
Execute         cdfg_preprocess -model copy_output 
Execute         rtl_gen_preprocess copy_output 
INFO-FLOW: Preprocessing Module: Block_.split214_proc ...
Execute         set_default_model Block_.split214_proc 
Execute         cdfg_preprocess -model Block_.split214_proc 
Execute         rtl_gen_preprocess Block_.split214_proc 
INFO-FLOW: Preprocessing Module: lzw_fpga ...
Execute         set_default_model lzw_fpga 
Execute         cdfg_preprocess -model lzw_fpga 
Execute         rtl_gen_preprocess lzw_fpga 
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: lzw_fpga.entry11 load_input encoding decoding store_output copy_output_code Block_.split212_proc copy_output Block_.split214_proc lzw_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lzw_fpga.entry11 
Execute         schedule -model lzw_fpga.entry11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.794 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.sched.adb -f 
INFO-FLOW: Finish scheduling lzw_fpga.entry11.
Execute         set_default_model lzw_fpga.entry11 
Execute         bind -model lzw_fpga.entry11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.939 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.bind.adb -f 
INFO-FLOW: Finish binding lzw_fpga.entry11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input 
Execute         schedule -model load_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 322.174 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.sched.adb -f 
INFO-FLOW: Finish scheduling load_input.
Execute         set_default_model load_input 
Execute         bind -model load_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 322.503 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.bind.adb -f 
INFO-FLOW: Finish binding load_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model encoding 
Execute         schedule -model encoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.027 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.sched.adb -f 
INFO-FLOW: Finish scheduling encoding.
Execute         set_default_model encoding 
Execute         bind -model encoding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.641 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.bind.adb -f 
INFO-FLOW: Finish binding encoding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decoding 
Execute         schedule -model decoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 326.306 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.sched.adb -f 
INFO-FLOW: Finish scheduling decoding.
Execute         set_default_model decoding 
Execute         bind -model decoding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 329.666 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.bind.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish binding decoding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output 
Execute         schedule -model store_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 329.772 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.sched.adb -f 
INFO-FLOW: Finish scheduling store_output.
Execute         set_default_model store_output 
Execute         bind -model store_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.921 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.bind.adb -f 
INFO-FLOW: Finish binding store_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model copy_output_code 
Execute         schedule -model copy_output_code 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 330.170 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.sched.adb -f 
INFO-FLOW: Finish scheduling copy_output_code.
Execute         set_default_model copy_output_code 
Execute         bind -model copy_output_code 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 330.469 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.bind.adb -f 
INFO-FLOW: Finish binding copy_output_code.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split212_proc 
Execute         schedule -model Block_.split212_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 330.508 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split212_proc.
Execute         set_default_model Block_.split212_proc 
Execute         bind -model Block_.split212_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.561 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split212_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model copy_output 
Execute         schedule -model copy_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 330.802 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.sched.adb -f 
INFO-FLOW: Finish scheduling copy_output.
Execute         set_default_model copy_output 
Execute         bind -model copy_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 331.078 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.bind.adb -f 
INFO-FLOW: Finish binding copy_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split214_proc 
Execute         schedule -model Block_.split214_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 331.356 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split214_proc.
Execute         set_default_model Block_.split214_proc 
Execute         bind -model Block_.split214_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 331.701 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split214_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lzw_fpga 
Execute         schedule -model lzw_fpga 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 331.911 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.sched.adb -f 
INFO-FLOW: Finish scheduling lzw_fpga.
Execute         set_default_model lzw_fpga 
Execute         bind -model lzw_fpga 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 332.430 MB.
Execute         syn_report -verbosereport -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.bind.adb -f 
INFO-FLOW: Finish binding lzw_fpga.
Execute         get_model_list lzw_fpga -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess lzw_fpga.entry11 
Execute         rtl_gen_preprocess load_input 
Execute         rtl_gen_preprocess encoding 
Execute         rtl_gen_preprocess decoding 
Execute         rtl_gen_preprocess store_output 
Execute         rtl_gen_preprocess copy_output_code 
Execute         rtl_gen_preprocess Block_.split212_proc 
Execute         rtl_gen_preprocess copy_output 
Execute         rtl_gen_preprocess Block_.split214_proc 
Execute         rtl_gen_preprocess lzw_fpga 
INFO-FLOW: Model list for RTL generation: lzw_fpga.entry11 load_input encoding decoding store_output copy_output_code Block_.split212_proc copy_output Block_.split214_proc lzw_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lzw_fpga.entry11 -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute           auto_get_db
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 332.641 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl lzw_fpga.entry11 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_lzw_fpga_entry11 
Execute         gen_rtl lzw_fpga.entry11 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_lzw_fpga_entry11 
Execute         syn_report -csynth -model lzw_fpga.entry11 -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/lzw_fpga_entry11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lzw_fpga.entry11 -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/lzw_fpga_entry11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lzw_fpga.entry11 -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model lzw_fpga.entry11 -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.adb 
Execute         gen_tb_info lzw_fpga.entry11 -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_input -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 333.931 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_load_input 
Execute         gen_rtl load_input -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_load_input 
Execute         syn_report -csynth -model load_input -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/load_input_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_input -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/load_input_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_input -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_input -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.adb 
Execute         gen_tb_info load_input -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model encoding -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 335.521 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl encoding -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_encoding 
Execute         gen_rtl encoding -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_encoding 
Execute         syn_report -csynth -model encoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/encoding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model encoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/encoding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model encoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model encoding -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.adb 
Execute         gen_tb_info encoding -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model decoding -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 341.822 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl decoding -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_decoding 
Execute         gen_rtl decoding -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_decoding 
Execute         syn_report -csynth -model decoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/decoding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model decoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/decoding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model decoding -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model decoding -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info decoding -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model store_output -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 354.896 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_store_output 
Execute         gen_rtl store_output -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_store_output 
Execute         syn_report -csynth -model store_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/store_output_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model store_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/store_output_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model store_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model store_output -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.adb 
Execute         gen_tb_info store_output -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model copy_output_code -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 356.204 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl copy_output_code -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_copy_output_code 
Execute         gen_rtl copy_output_code -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_copy_output_code 
Execute         syn_report -csynth -model copy_output_code -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/copy_output_code_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model copy_output_code -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/copy_output_code_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model copy_output_code -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model copy_output_code -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.adb 
Execute         gen_tb_info copy_output_code -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split212_proc -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.148 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split212_proc -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_Block_split212_proc 
Execute         gen_rtl Block_.split212_proc -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_Block_split212_proc 
Execute         syn_report -csynth -model Block_.split212_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/Block_split212_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split212_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/Block_split212_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split212_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split212_proc -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.adb 
Execute         gen_tb_info Block_.split212_proc -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model copy_output -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 358.248 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl copy_output -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_copy_output 
Execute         gen_rtl copy_output -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_copy_output 
Execute         syn_report -csynth -model copy_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/copy_output_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model copy_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/copy_output_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model copy_output -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model copy_output -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.adb 
Execute         gen_tb_info copy_output -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split214_proc -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 359.767 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split214_proc -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga_Block_split214_proc 
Execute         gen_rtl Block_.split214_proc -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga_Block_split214_proc 
Execute         syn_report -csynth -model Block_.split214_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/Block_split214_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split214_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/Block_split214_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split214_proc -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split214_proc -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.adb 
Execute         gen_tb_info Block_.split214_proc -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lzw_fpga -top_prefix  -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 363.589 MB.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         gen_rtl lzw_fpga -istop -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/vhdl/lzw_fpga 
Execute         gen_rtl lzw_fpga -istop -style xilinx -f -lang vlog -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/verilog/lzw_fpga 
Execute         syn_report -csynth -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/lzw_fpga_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/lzw_fpga_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model lzw_fpga -f -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.adb 
Execute         gen_tb_info lzw_fpga -p /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga 
Execute         export_constraint_db -f -tool general -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute         syn_report -designview -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.design.xml 
Command         syn_report done; 0.15 sec.
Execute         syn_report -csynthDesign -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model lzw_fpga -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks lzw_fpga 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain lzw_fpga 
INFO-FLOW: Model list for RTL component generation: lzw_fpga.entry11 load_input encoding decoding store_output copy_output_code Block_.split212_proc copy_output Block_.split214_proc lzw_fpga
INFO-FLOW: Handling components in module [lzw_fpga_entry11] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
INFO-FLOW: Handling components in module [load_input] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
INFO-FLOW: Handling components in module [encoding] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_mux_464_32_1_1.
INFO-FLOW: Append model lzw_fpga_mux_464_32_1_1
INFO-FLOW: Found component lzw_fpga_mux_464_8_1_1.
INFO-FLOW: Append model lzw_fpga_mux_464_8_1_1
INFO-FLOW: Found component lzw_fpga_encoding_table_prefix_code_0.
INFO-FLOW: Append model lzw_fpga_encoding_table_prefix_code_0
INFO-FLOW: Found component lzw_fpga_encoding_table_character_0.
INFO-FLOW: Append model lzw_fpga_encoding_table_character_0
INFO-FLOW: Handling components in module [decoding] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_mux_432_8_1_1.
INFO-FLOW: Append model lzw_fpga_mux_432_8_1_1
INFO-FLOW: Found component lzw_fpga_mux_432_32_1_1.
INFO-FLOW: Append model lzw_fpga_mux_432_32_1_1
INFO-FLOW: Found component lzw_fpga_mux_164_8_1_1.
INFO-FLOW: Append model lzw_fpga_mux_164_8_1_1
INFO-FLOW: Found component lzw_fpga_decoding_table_prefix_code_0.
INFO-FLOW: Append model lzw_fpga_decoding_table_prefix_code_0
INFO-FLOW: Found component lzw_fpga_decoding_table_character_0.
INFO-FLOW: Append model lzw_fpga_decoding_table_character_0
INFO-FLOW: Handling components in module [store_output] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
INFO-FLOW: Handling components in module [copy_output_code] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split212_proc] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
INFO-FLOW: Handling components in module [copy_output] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split214_proc] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
INFO-FLOW: Handling components in module [lzw_fpga] ... 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_fifo_w64_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w64_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d3_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d3_S
INFO-FLOW: Found component lzw_fpga_fifo_w64_d4_S.
INFO-FLOW: Append model lzw_fpga_fifo_w64_d4_S
INFO-FLOW: Found component lzw_fpga_fifo_w64_d7_S.
INFO-FLOW: Append model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: Found component lzw_fpga_fifo_w64_d7_S.
INFO-FLOW: Append model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: Found component lzw_fpga_fifo_w64_d7_S.
INFO-FLOW: Append model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: Found component lzw_fpga_fifo_w8_d16_S.
INFO-FLOW: Append model lzw_fpga_fifo_w8_d16_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d16_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d16_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w8_d16_S.
INFO-FLOW: Append model lzw_fpga_fifo_w8_d16_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d4_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d4_S
INFO-FLOW: Found component lzw_fpga_fifo_w9_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w9_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w9_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w9_d2_S
INFO-FLOW: Found component lzw_fpga_fifo_w32_d2_S.
INFO-FLOW: Append model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: Found component lzw_fpga_start_for_encoding_U0.
INFO-FLOW: Append model lzw_fpga_start_for_encoding_U0
INFO-FLOW: Found component lzw_fpga_start_for_decoding_U0.
INFO-FLOW: Append model lzw_fpga_start_for_decoding_U0
INFO-FLOW: Found component lzw_fpga_start_for_store_output_U0.
INFO-FLOW: Append model lzw_fpga_start_for_store_output_U0
INFO-FLOW: Found component lzw_fpga_start_for_Block_split212_proc_U0.
INFO-FLOW: Append model lzw_fpga_start_for_Block_split212_proc_U0
INFO-FLOW: Found component lzw_fpga_control_s_axi.
INFO-FLOW: Append model lzw_fpga_control_s_axi
INFO-FLOW: Found component lzw_fpga_gmem0_m_axi.
INFO-FLOW: Append model lzw_fpga_gmem0_m_axi
INFO-FLOW: Found component lzw_fpga_gmem1_m_axi.
INFO-FLOW: Append model lzw_fpga_gmem1_m_axi
INFO-FLOW: Found component lzw_fpga_gmem_m_axi.
INFO-FLOW: Append model lzw_fpga_gmem_m_axi
INFO-FLOW: Found component lzw_fpga_gmem2_m_axi.
INFO-FLOW: Append model lzw_fpga_gmem2_m_axi
INFO-FLOW: Append model lzw_fpga_entry11
INFO-FLOW: Append model load_input
INFO-FLOW: Append model encoding
INFO-FLOW: Append model decoding
INFO-FLOW: Append model store_output
INFO-FLOW: Append model copy_output_code
INFO-FLOW: Append model Block_split212_proc
INFO-FLOW: Append model copy_output
INFO-FLOW: Append model Block_split214_proc
INFO-FLOW: Append model lzw_fpga
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lzw_fpga_mux_464_32_1_1 lzw_fpga_mux_464_8_1_1 lzw_fpga_encoding_table_prefix_code_0 lzw_fpga_encoding_table_character_0 lzw_fpga_mux_432_8_1_1 lzw_fpga_mux_432_32_1_1 lzw_fpga_mux_164_8_1_1 lzw_fpga_decoding_table_prefix_code_0 lzw_fpga_decoding_table_character_0 lzw_fpga_fifo_w64_d2_S lzw_fpga_fifo_w32_d2_S lzw_fpga_fifo_w32_d3_S lzw_fpga_fifo_w64_d4_S lzw_fpga_fifo_w64_d7_S lzw_fpga_fifo_w64_d7_S lzw_fpga_fifo_w64_d7_S lzw_fpga_fifo_w8_d16_S lzw_fpga_fifo_w32_d16_S lzw_fpga_fifo_w32_d2_S lzw_fpga_fifo_w32_d2_S lzw_fpga_fifo_w8_d16_S lzw_fpga_fifo_w32_d4_S lzw_fpga_fifo_w9_d2_S lzw_fpga_fifo_w9_d2_S lzw_fpga_fifo_w32_d2_S lzw_fpga_start_for_encoding_U0 lzw_fpga_start_for_decoding_U0 lzw_fpga_start_for_store_output_U0 lzw_fpga_start_for_Block_split212_proc_U0 lzw_fpga_control_s_axi lzw_fpga_gmem0_m_axi lzw_fpga_gmem1_m_axi lzw_fpga_gmem_m_axi lzw_fpga_gmem2_m_axi lzw_fpga_entry11 load_input encoding decoding store_output copy_output_code Block_split212_proc copy_output Block_split214_proc lzw_fpga
INFO-FLOW: To file: write model lzw_fpga_mux_464_32_1_1
INFO-FLOW: To file: write model lzw_fpga_mux_464_8_1_1
INFO-FLOW: To file: write model lzw_fpga_encoding_table_prefix_code_0
INFO-FLOW: To file: write model lzw_fpga_encoding_table_character_0
INFO-FLOW: To file: write model lzw_fpga_mux_432_8_1_1
INFO-FLOW: To file: write model lzw_fpga_mux_432_32_1_1
INFO-FLOW: To file: write model lzw_fpga_mux_164_8_1_1
INFO-FLOW: To file: write model lzw_fpga_decoding_table_prefix_code_0
INFO-FLOW: To file: write model lzw_fpga_decoding_table_character_0
INFO-FLOW: To file: write model lzw_fpga_fifo_w64_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d3_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w64_d4_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w64_d7_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w8_d16_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d16_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w8_d16_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d4_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w9_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w9_d2_S
INFO-FLOW: To file: write model lzw_fpga_fifo_w32_d2_S
INFO-FLOW: To file: write model lzw_fpga_start_for_encoding_U0
INFO-FLOW: To file: write model lzw_fpga_start_for_decoding_U0
INFO-FLOW: To file: write model lzw_fpga_start_for_store_output_U0
INFO-FLOW: To file: write model lzw_fpga_start_for_Block_split212_proc_U0
INFO-FLOW: To file: write model lzw_fpga_control_s_axi
INFO-FLOW: To file: write model lzw_fpga_gmem0_m_axi
INFO-FLOW: To file: write model lzw_fpga_gmem1_m_axi
INFO-FLOW: To file: write model lzw_fpga_gmem_m_axi
INFO-FLOW: To file: write model lzw_fpga_gmem2_m_axi
INFO-FLOW: To file: write model lzw_fpga_entry11
INFO-FLOW: To file: write model load_input
INFO-FLOW: To file: write model encoding
INFO-FLOW: To file: write model decoding
INFO-FLOW: To file: write model store_output
INFO-FLOW: To file: write model copy_output_code
INFO-FLOW: To file: write model Block_split212_proc
INFO-FLOW: To file: write model copy_output
INFO-FLOW: To file: write model Block_split214_proc
INFO-FLOW: To file: write model lzw_fpga
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution
Execute         get_solution -flow_target 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_code_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_c_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_load_loc_channel_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_load_cast_loc_channel_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encoding_U0_U(lzw_fpga_start_for_encoding_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decoding_U0_U(lzw_fpga_start_for_decoding_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_output_U0_U(lzw_fpga_start_for_store_output_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split212_proc_U0_U(lzw_fpga_start_for_Block_split212_proc_U0)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 2.26 sec.
Execute         get_solution -flow_target 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution
Execute         get_solution -flow_target 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lzw_fpga xml_exists=0
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_code_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_code_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=44 #gSsdmPorts=0
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/top-io-be.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute         sc_get_clocks lzw_fpga 
Execute         source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.58 seconds. CPU system time: 0.64 seconds. Elapsed time: 10.27 seconds; current allocated memory: 376.522 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for lzw_fpga.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model lzw_fpga -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
Command       autosyn done; 20.48 sec.
Command     csynth_design done; 29.6 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.28 seconds. CPU system time: 1.43 seconds. Elapsed time: 29.6 seconds; current allocated memory: 378.977 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -ipname lzw_fpga
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_solution -flow_target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_code_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lzw_fpga
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_code_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s lzw_fpga_local_output_memcore 
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       get_config_export -disable_deadlock_detection 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lzw_fpga
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=44 #gSsdmPorts=0
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga_entry11.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/load_input.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/encoding.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/decoding.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/store_output.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output_code.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split212_proc.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/copy_output.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/Block_split214_proc.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       sc_get_clocks lzw_fpga 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lzw_fpga
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lzw_fpga
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s lzw_fpga/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file lzw_fpga/solution/impl/export.zip
Command     export_design done; 51.08 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.99 seconds. CPU system time: 2.87 seconds. Elapsed time: 51.08 seconds; current allocated memory: 387.975 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
