$date
  Fri Dec 12 19:27:35 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module numeric_std_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sat_counter_test $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # a $end
$var reg 1 $ y $end
$scope module l1 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' a $end
$var reg 1 ( y $end
$var string 1 ) STATE $end
$var string 1 * NEXT_STATE $end
$comment state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
0$
1%
1&
1'
0(
sQ0 )
sQ1 *
#50000000
0!
0%
#100000000
1!
1%
sQ1 )
sQ2 *
#150000000
0!
0"
0%
0&
#200000000
1!
1$
1%
1(
sQ2 )
sQ3 *
#250000000
0!
0#
0%
0'
1(
sQ1 *
#300000000
1!
0$
1%
0(
sQ1 )
sQ0 *
#350000000
0!
0%
#400000000
1!
1%
sQ0 )
#450000000
0!
1#
0%
1'
sQ1 *
#500000000
1!
1%
sQ1 )
sQ2 *
#550000000
0!
0%
#600000000
1!
1$
1%
1(
sQ2 )
sQ3 *
#650000000
0!
0%
#700000000
1!
1%
1(
sQ3 )
#750000000
0!
0#
0%
0'
1(
sQ2 *
#800000000
1!
1%
1(
sQ2 )
sQ1 *
#850000000
0!
1#
0%
1'
1(
sQ3 *
#900000000
1!
1%
1(
sQ3 )
#950000000
0!
0#
0%
0'
1(
sQ2 *
#1000000000
1!
1%
1(
sQ2 )
sQ1 *
#1050000000
0!
0%
#1100000000
1!
0$
1%
0(
sQ1 )
sQ0 *
#1150000000
0!
1#
0%
1'
sQ2 *
#1200000000
