TimeQuest Timing Analyzer report for NES_FPGA
Mon Aug 25 16:45:09 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 48. Slow 1200mV 0C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 51. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 82. Fast 1200mV 0C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 85. Fast 1200mV 0C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 88. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  11.1%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_0.sdc     ; OK     ; Mon Aug 25 16:44:53 2014 ;
; NES_FPGA.SDC  ; OK     ; Mon Aug 25 16:44:53 2014 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; altera_reserved_tck                                                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                        ; { altera_reserved_tck }                                                  ;
; CLOCK2_50                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                        ; { CLOCK2_50 }                                                            ;
; CLOCK3_50                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                        ; { CLOCK3_50 }                                                            ;
; CLOCK_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                        ; { CLOCK_50 }                                                             ;
; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PCLOCK|altpll_component|auto_generated|pll1|inclk[0]                   ; { PCLOCK|altpll_component|auto_generated|pll1|clk[0] }                   ;
+----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 95.77 MHz  ; 95.77 MHz       ; CLOCK_50                                           ;      ;
; 118.37 MHz ; 118.37 MHz      ; altera_reserved_tck                                ;      ;
; 307.69 MHz ; 307.69 MHz      ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.558  ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 36.750 ; 0.000         ;
; altera_reserved_tck                                ; 45.776 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; CLOCK_50                                           ; 0.324 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.393 ; 0.000         ;
; altera_reserved_tck                                ; 0.393 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.209 ; 0.000         ;
; altera_reserved_tck ; 47.497 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.983 ; 0.000         ;
; CLOCK_50            ; 1.579 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.649  ; 0.000         ;
; CLOCK2_50                                          ; 16.000 ; 0.000         ;
; CLOCK3_50                                          ; 16.000 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 19.623 ; 0.000         ;
; altera_reserved_tck                                ; 49.753 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.558  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 10.338     ;
; 9.693  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 10.203     ;
; 9.726  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.194     ;
; 9.784  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.121     ;
; 9.790  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.142     ;
; 9.843  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 10.061     ;
; 9.843  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 10.061     ;
; 9.843  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 10.061     ;
; 9.858  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.055     ;
; 9.858  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.055     ;
; 9.859  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.088     ;
; 9.873  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 10.066     ;
; 9.913  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.988      ;
; 9.919  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 9.986      ;
; 9.922  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.979      ;
; 9.942  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.954      ;
; 9.942  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 10.012     ;
; 9.947  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.974      ;
; 9.952  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.977      ;
; 9.959  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.940      ;
; 9.959  ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.937      ;
; 10.008 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 9.897      ;
; 10.021 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.893      ;
; 10.032 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.881      ;
; 10.032 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.881      ;
; 10.032 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.881      ;
; 10.048 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.853      ;
; 10.050 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.872      ;
; 10.050 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.872      ;
; 10.057 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.844      ;
; 10.070 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.844      ;
; 10.081 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.844      ;
; 10.090 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.835      ;
; 10.092 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 9.823      ;
; 10.094 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.805      ;
; 10.094 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.802      ;
; 10.103 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.798      ;
; 10.110 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.804      ;
; 10.111 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.803      ;
; 10.112 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.802      ;
; 10.125 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.791      ;
; 10.125 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.791      ;
; 10.127 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.796      ;
; 10.127 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.793      ;
; 10.145 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[16] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.751      ;
; 10.159 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 9.738      ;
; 10.159 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 9.738      ;
; 10.168 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 9.737      ;
; 10.171 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[14] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.728      ;
; 10.173 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.757      ;
; 10.182 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 9.730      ;
; 10.182 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 9.730      ;
; 10.182 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 9.730      ;
; 10.189 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.742      ;
; 10.197 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.724      ;
; 10.197 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.724      ;
; 10.198 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.711      ;
; 10.198 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.711      ;
; 10.198 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.711      ;
; 10.202 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.719      ;
; 10.205 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[27] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.696      ;
; 10.207 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.702      ;
; 10.207 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.702      ;
; 10.207 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 9.702      ;
; 10.209 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.704      ;
; 10.212 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.679      ;
; 10.212 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.679      ;
; 10.212 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.679      ;
; 10.213 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.705      ;
; 10.213 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.705      ;
; 10.222 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.696      ;
; 10.222 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.696      ;
; 10.227 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 9.673      ;
; 10.227 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 9.673      ;
; 10.234 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.680      ;
; 10.238 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.676      ;
; 10.238 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.676      ;
; 10.238 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.663      ;
; 10.242 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.672      ;
; 10.242 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.666      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.663      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 9.660      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.663      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 9.660      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.663      ;
; 10.244 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 9.660      ;
; 10.250 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 9.650      ;
; 10.259 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.657      ;
; 10.259 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.654      ;
; 10.259 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.657      ;
; 10.259 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.654      ;
; 10.265 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[18] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.631      ;
; 10.266 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[11] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.616      ;
; 10.271 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.654      ;
; 10.277 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.614      ;
; 10.277 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.614      ;
; 10.277 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.614      ;
; 10.280 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[16] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.616      ;
; 10.282 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.634      ;
; 10.284 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.636      ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.750 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.159      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.766 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 3.143      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 36.933 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.976      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.009 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.899      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.052 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 2.857      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.104 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.804      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.107 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.801      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.165 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.743      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.174 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.734      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
; 37.261 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 2.647      ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.146      ;
; 46.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.834      ;
; 46.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.534      ;
; 46.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.385      ;
; 46.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.214      ;
; 46.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.163      ;
; 46.776 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.040     ; 3.182      ;
; 46.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.125      ;
; 46.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.070      ;
; 46.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.001      ;
; 47.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.884      ;
; 47.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.869      ;
; 47.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.801      ;
; 47.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.770      ;
; 47.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.489      ;
; 47.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.094     ; 2.192      ;
; 48.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 1.855      ;
; 48.675 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 1.255      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.205      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.205      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.205      ;
; 94.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.092      ;
; 94.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.092      ;
; 94.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.035      ;
; 94.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.895      ;
; 94.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.895      ;
; 94.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.895      ;
; 94.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.895      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.871      ;
; 95.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.867      ;
; 95.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.867      ;
; 95.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.867      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.806      ;
; 95.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.754      ;
; 95.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.754      ;
; 95.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.739      ;
; 95.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.726      ;
; 95.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.726      ;
; 95.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.726      ;
; 95.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.697      ;
; 95.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.613      ;
; 95.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.613      ;
; 95.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.569      ;
; 95.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.569      ;
; 95.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.560      ;
; 95.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.560      ;
; 95.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.560      ;
; 95.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.560      ;
; 95.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.556      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.587      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.587      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.587      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.587      ;
; 95.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.587      ;
; 95.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.590      ;
; 95.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.590      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.512      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.533      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.426      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.426      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.426      ;
; 95.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 4.426      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.392      ;
; 95.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.361      ;
; 95.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.360      ;
; 95.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.360      ;
; 95.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 4.360      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.324 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[20]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 0.998      ;
; 0.325 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[1]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 0.999      ;
; 0.327 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[21]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.001      ;
; 0.329 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[20]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.028      ;
; 0.329 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[10]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.002      ;
; 0.330 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                                                                                                 ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.021      ;
; 0.332 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.007      ;
; 0.333 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[26]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.999      ;
; 0.335 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[28]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.009      ;
; 0.336 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.005      ;
; 0.337 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[3]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.018      ;
; 0.340 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.014      ;
; 0.340 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.013      ;
; 0.341 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.010      ;
; 0.342 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.011      ;
; 0.344 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.011      ;
; 0.345 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.020      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.018      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.015      ;
; 0.353 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[14]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.027      ;
; 0.359 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.033      ;
; 0.363 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[1]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.014      ;
; 0.364 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[11]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.037      ;
; 0.366 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[4]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.017      ;
; 0.366 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.041      ;
; 0.368 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[9]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 1.041      ;
; 0.373 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.045      ;
; 0.373 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[28]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.494      ; 1.089      ;
; 0.374 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.046      ;
; 0.374 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.049      ;
; 0.375 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.050      ;
; 0.376 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.045      ;
; 0.377 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.052      ;
; 0.378 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[23]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.077      ;
; 0.379 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[22]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.053      ;
; 0.381 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.056      ;
; 0.381 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[30]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.055      ;
; 0.385 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[18]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.059      ;
; 0.387 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[19]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.061      ;
; 0.392 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[4]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.050      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                                                            ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                            ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                                  ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                     ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.393 ; vga640x480:VGA|VSenable ; vga640x480:VGA|VSenable ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.434 ; vga640x480:VGA|HCS[9]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.710      ;
; 0.435 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.710      ;
; 0.649 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.924      ;
; 0.653 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.928      ;
; 0.656 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.931      ;
; 0.658 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.659 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.935      ;
; 0.659 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.935      ;
; 0.660 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.936      ;
; 0.661 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.937      ;
; 0.662 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.938      ;
; 0.663 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.939      ;
; 0.666 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.941      ;
; 0.667 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.942      ;
; 0.669 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.944      ;
; 0.670 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.945      ;
; 0.673 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.948      ;
; 0.678 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.954      ;
; 0.797 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.073      ;
; 0.805 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.080      ;
; 0.971 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.246      ;
; 0.975 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.251      ;
; 0.976 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.251      ;
; 0.976 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.252      ;
; 0.976 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.252      ;
; 0.979 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.255      ;
; 0.981 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.256      ;
; 0.983 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.258      ;
; 0.983 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.258      ;
; 0.984 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.259      ;
; 0.986 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.262      ;
; 0.986 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.261      ;
; 0.987 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.263      ;
; 0.988 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.263      ;
; 0.989 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.265      ;
; 0.990 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.266      ;
; 0.991 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.267      ;
; 0.994 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.270      ;
; 0.995 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.271      ;
; 0.996 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.271      ;
; 0.997 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.272      ;
; 1.001 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.276      ;
; 1.002 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.277      ;
; 1.092 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.367      ;
; 1.096 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.372      ;
; 1.097 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.373      ;
; 1.097 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.373      ;
; 1.097 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.372      ;
; 1.100 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.376      ;
; 1.101 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.377      ;
; 1.102 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.378      ;
; 1.104 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.379      ;
; 1.105 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.380      ;
; 1.105 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.381      ;
; 1.107 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.382      ;
; 1.109 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.384      ;
; 1.109 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.384      ;
; 1.112 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.388      ;
; 1.112 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.387      ;
; 1.114 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.389      ;
; 1.115 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.391      ;
; 1.116 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.392      ;
; 1.117 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.393      ;
; 1.120 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.396      ;
; 1.121 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.397      ;
; 1.122 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.397      ;
; 1.123 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.398      ;
; 1.123 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.398      ;
; 1.124 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.400      ;
; 1.128 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.403      ;
; 1.129 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.405      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.148 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.423      ;
; 1.218 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.493      ;
; 1.222 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.498      ;
; 1.223 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.499      ;
; 1.223 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.498      ;
; 1.223 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.498      ;
; 1.226 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.502      ;
; 1.227 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.503      ;
; 1.230 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.505      ;
; 1.231 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.507      ;
; 1.233 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.508      ;
; 1.235 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.510      ;
; 1.238 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.514      ;
; 1.238 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.513      ;
; 1.240 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.515      ;
; 1.241 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.517      ;
; 1.242 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.518      ;
; 1.243 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.519      ;
; 1.246 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.522      ;
; 1.249 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.524      ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.395 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.682      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.686      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.423 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.425 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.427 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.702      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.703      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.703      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.704      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.708      ;
; 0.438 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.713      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.440 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.441 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.721      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.726      ;
; 0.458 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.734      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.737      ;
; 0.470 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.548 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.824      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.839      ;
; 0.568 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.842      ;
; 0.570 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.844      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.855      ;
; 0.581 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.856      ;
; 0.590 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.866      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.593 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.868      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.870      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.872      ;
; 0.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.873      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.875      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.875      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.880      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.878      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.881      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.889      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.890      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.892      ;
; 0.618 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.892      ;
; 0.626 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.902      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.209 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 5.526      ;
; 14.209 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 5.526      ;
; 14.209 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 5.526      ;
; 14.209 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 5.526      ;
; 14.210 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 5.522      ;
; 14.210 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 5.522      ;
; 14.210 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 5.522      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.540      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.540      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.536      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.536      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 5.536      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.540      ;
; 14.211 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.540      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.539      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 5.521      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 5.521      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 5.521      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.538      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 5.534      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.532      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.539      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.532      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.539      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.533      ;
; 14.212 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 5.533      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 5.515      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 5.517      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 5.517      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 5.515      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 5.518      ;
; 14.213 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 5.517      ;
; 14.272 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.566      ;
; 14.273 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.565      ;
; 14.292 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.552      ;
; 14.292 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.552      ;
; 14.292 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.552      ;
; 14.292 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.552      ;
; 14.293 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.548      ;
; 14.293 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.548      ;
; 14.293 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.548      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.562      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.566      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.566      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.566      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.566      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.562      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.562      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.562      ;
; 14.294 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.566      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.560      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.558      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.558      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.559      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.559      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.558      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.558      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.547      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.547      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.547      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.564      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.560      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.554      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.559      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.563      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.556      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.563      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.565      ;
; 14.295 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 5.569      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.541      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.543      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.541      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.543      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.543      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.544      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.543      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.541      ;
; 14.296 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.541      ;
; 14.454 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.364      ;
; 14.454 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.364      ;
; 14.454 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.364      ;
; 14.454 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.364      ;
; 14.455 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.360      ;
; 14.455 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.360      ;
; 14.455 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.360      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.378      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.378      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.378      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.378      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.374      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.374      ;
; 14.456 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.374      ;
; 14.457 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.371      ;
; 14.457 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.371      ;
; 14.457 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.377      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.090     ; 2.411      ;
; 47.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.066      ;
; 48.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.436      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.411      ;
; 97.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.409      ;
; 97.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.409      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.374      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.374      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.374      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.374      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.374      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.362      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.324      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.055      ;
; 97.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.943      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.852      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.783      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.399      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 0.983  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.259      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.386  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.661      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.710      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.785      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.654  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.934      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.940  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.197      ;
; 1.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.242      ;
; 1.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.242      ;
; 1.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.242      ;
; 1.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.242      ;
; 1.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.242      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.247      ;
; 1.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.262      ;
; 1.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.262      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 2.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.267      ;
; 50.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.100      ; 1.278      ;
; 51.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.095      ; 1.957      ;
; 51.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.086      ; 2.267      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.579 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.854      ;
; 1.579 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.854      ;
; 4.525 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.807      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.824      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.824      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[10]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.526 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.815      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0:the_sdram_0|m_state.000100000                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.543 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.821      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[23]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.812      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.819      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.822      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.822      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.822      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.820      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DEASSERT                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 4.829      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.836      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[13]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[14]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[15]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[16]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
; 4.544 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[17]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.843      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                                                                                                                                                                                                                                                                                                                                         ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_address_reg0                                                                                                         ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_we_reg                                                                                                               ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                                                                                                         ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_we_reg                                                                                                               ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_address_reg0                                                                                                         ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_we_reg                                                                                                               ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.653 ; 9.888        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.654 ; 9.889        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_address_reg0                                                                                                         ;
; 9.654 ; 9.889        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_we_reg                                                                                                               ;
; 9.654 ; 9.889        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                          ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                          ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                                                                                                          ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.655 ; 9.890        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                          ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                          ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                          ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.671 ; 9.906        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.671 ; 9.906        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.671 ; 9.906        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.673 ; 9.908        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.674 ; 9.909        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe                                                                                                                                                                                                                                                                                                                                                        ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                           ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                           ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                          ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                           ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 19.878 ; 19.878       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.965 ; 20.153       ; 0.188          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 20.117 ; 20.117       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                             ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                             ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                             ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                             ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                             ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                  ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -1.807 ; -1.628 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.870 ; -1.691 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.870 ; -1.691 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.906 ; -1.727 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.906 ; -1.727 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.896 ; -1.717 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.886 ; -1.707 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.876 ; -1.697 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.896 ; -1.717 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.869 ; -1.690 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.853 ; -1.674 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.865 ; -1.686 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.845 ; -1.666 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.879 ; -1.700 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.850 ; -1.671 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.870 ; -1.691 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.876 ; -1.697 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.846 ; -1.667 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.868 ; -1.689 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.858 ; -1.679 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.868 ; -1.689 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.860 ; -1.681 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.860 ; -1.681 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.902 ; -1.723 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.882 ; -1.703 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.845 ; -1.666 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.815 ; -1.636 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.843 ; -1.664 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.812 ; -1.633 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.811 ; -1.632 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.817 ; -1.638 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.817 ; -1.638 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.807 ; -1.628 ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; 6.775  ; 7.267  ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; 2.946  ; 3.583  ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.946  ; 3.583  ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; 4.051  ; 4.612  ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; 2.871  ; 3.351  ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; 3.316  ; 3.819  ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; 2.992  ; 3.484  ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; 4.051  ; 4.612  ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; 2.906  ; 3.387  ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; 3.022  ; 3.473  ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; 3.484  ; 4.002  ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; 3.126  ; 3.624  ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; 7.943  ; 8.458  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.943  ; 8.458  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.660  ; 1.821  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 5.514  ; 5.601  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.196  ; 2.017  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.195  ; 2.016  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.196  ; 2.017  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.186  ; 2.007  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.176  ; 1.997  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.166  ; 1.987  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.185  ; 2.006  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.158  ; 1.979  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.141  ; 1.962  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.153  ; 1.974  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.133  ; 1.954  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.168  ; 1.989  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.139  ; 1.960  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.165  ; 1.986  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.134  ; 1.955  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.157  ; 1.978  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.147  ; 1.968  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.157  ; 1.978  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.149  ; 1.970  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.149  ; 1.970  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.192  ; 2.013  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.172  ; 1.993  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.133  ; 1.954  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.104  ; 1.925  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.131  ; 1.952  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.102  ; 1.923  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.100  ; 1.921  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.105  ; 1.926  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.105  ; 1.926  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.095  ; 1.916  ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; -1.803 ; -2.323 ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; -2.395 ; -2.993 ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.395 ; -2.993 ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; -2.333 ; -2.796 ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; -2.333 ; -2.796 ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; -2.743 ; -3.209 ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; -2.432 ; -2.887 ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; -3.456 ; -3.970 ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; -2.367 ; -2.831 ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; -2.478 ; -2.913 ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; -2.906 ; -3.386 ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; -2.577 ; -3.058 ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; -5.919 ; -6.428 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.919 ; -6.428 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.057  ; 0.973  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 0.361  ; 0.277  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 8.459  ; 8.028  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.436  ; 6.317  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 6.448  ; 6.329  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 6.414  ; 6.295  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.414  ; 6.295  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 6.381  ; 6.262  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.382  ; 6.263  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 6.381  ; 6.262  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.367  ; 6.248  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 6.369  ; 6.250  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 6.410  ; 6.291  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 8.459  ; 8.028  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.359  ; 6.240  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 6.412  ; 6.293  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 6.412  ; 6.293  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 6.392  ; 6.273  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 6.432  ; 6.313  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 6.402  ; 6.283  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 8.467  ; 8.036  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.361  ; 6.242  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.362  ; 6.243  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.372  ; 6.253  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.382  ; 6.263  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.392  ; 6.273  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.371  ; 6.252  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.384  ; 6.265  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.367  ; 6.248  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.359  ; 6.240  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.379  ; 6.260  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.374  ; 6.255  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.365  ; 6.246  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.391  ; 6.272  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.380  ; 6.261  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 8.467  ; 8.036  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.373  ; 6.254  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.363  ; 6.244  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.375  ; 6.256  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 6.375  ; 6.256  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.358  ; 6.239  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.378  ; 6.259  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.379  ; 6.260  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.450  ; 6.331  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.377  ; 6.258  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.448  ; 6.329  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.446  ; 6.327  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.411  ; 6.292  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.411  ; 6.292  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.421  ; 6.302  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.369  ; 6.250  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.396  ; 6.277  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 6.377  ; 6.258  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.440  ; 6.321  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 6.440  ; 6.321  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 13.414 ; 13.409 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 9.615  ; 9.665  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 9.585  ; 9.617  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 10.872 ; 11.020 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 13.414 ; 13.409 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 9.419  ; 9.501  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 11.189 ; 10.886 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 12.450 ; 12.124 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 10.408 ; 10.236 ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 10.730 ; 10.649 ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 8.942  ; 9.100  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 10.006 ; 10.034 ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 10.006 ; 10.034 ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -0.040 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.262 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 9.804  ; 9.528  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 8.140  ; 8.040  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 7.766  ; 7.627  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 7.933  ; 7.864  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 7.792  ; 7.718  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 9.145  ; 8.956  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 7.615  ; 7.515  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 9.804  ; 9.528  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 8.017  ; 7.878  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 3.093  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 8.683  ; 8.623  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 7.761  ; 7.652  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 7.773  ; 7.664  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 7.830  ; 7.720  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 8.683  ; 8.623  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 8.363  ; 8.216  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 7.226  ; 7.144  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 7.846  ; 7.727  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 8.017  ; 7.878  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 5.639  ; 5.434  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 9.060  ; 8.861  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 9.060  ; 8.861  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 8.761  ; 8.645  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 8.482  ; 8.369  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 8.438  ; 8.347  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 7.780  ; 7.664  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 8.086  ; 7.914  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 7.759  ; 7.651  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 7.904  ; 7.838  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 6.935  ; 6.773  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.864  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.179 ; 15.007 ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.229  ; 6.111  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.306  ; 6.188  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 6.317  ; 6.199  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 6.284  ; 6.166  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.284  ; 6.166  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 6.251  ; 6.133  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.251  ; 6.133  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 6.271  ; 6.153  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 6.251  ; 6.133  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.238  ; 6.120  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 6.240  ; 6.122  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 6.280  ; 6.162  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 8.329  ; 7.899  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.229  ; 6.111  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 6.261  ; 6.143  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 6.282  ; 6.164  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 6.261  ; 6.143  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 6.302  ; 6.184  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 6.272  ; 6.154  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.227  ; 6.109  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.255  ; 6.137  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.255  ; 6.137  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.231  ; 6.113  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.231  ; 6.113  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.241  ; 6.123  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.251  ; 6.133  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.261  ; 6.143  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.241  ; 6.123  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.254  ; 6.136  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.238  ; 6.120  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.230  ; 6.112  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.250  ; 6.132  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.244  ; 6.126  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.255  ; 6.137  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.235  ; 6.117  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.261  ; 6.143  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.251  ; 6.133  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 8.337  ; 7.907  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.243  ; 6.125  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.233  ; 6.115  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.245  ; 6.127  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 6.245  ; 6.127  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.227  ; 6.109  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.247  ; 6.129  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.250  ; 6.132  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.320  ; 6.202  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.248  ; 6.130  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.317  ; 6.199  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.316  ; 6.198  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.282  ; 6.164  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.282  ; 6.164  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.292  ; 6.174  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.239  ; 6.121  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.239  ; 6.121  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.271  ; 6.153  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.265  ; 6.147  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 6.248  ; 6.130  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.310  ; 6.192  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 6.310  ; 6.192  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 9.098  ; 9.175  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 9.287  ; 9.334  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 9.257  ; 9.286  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 10.492 ; 10.633 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 12.933 ; 12.928 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 9.098  ; 9.175  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 10.798 ; 10.506 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 12.004 ; 11.690 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 10.048 ; 9.882  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 10.041 ; 9.942  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 8.634  ; 8.789  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 9.658  ; 9.689  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 9.658  ; 9.689  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -0.603 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.821 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 4.268  ; 4.114  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 5.052  ; 4.934  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 4.720  ; 4.573  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 4.884  ; 4.801  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 4.335  ; 4.188  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 5.322  ; 5.115  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 4.534  ; 4.414  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 5.958  ; 5.670  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 4.268  ; 4.114  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 2.526  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 4.080  ; 3.943  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 4.688  ; 4.560  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 4.726  ; 4.608  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 4.784  ; 4.662  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 5.189  ; 5.056  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 4.572  ; 4.407  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 4.160  ; 4.057  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 4.080  ; 3.943  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 4.268  ; 4.114  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 4.602  ; 4.401  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 4.666  ; 4.526  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 5.720  ; 5.510  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 5.392  ; 5.266  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 5.130  ; 5.011  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 5.430  ; 5.305  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 4.779  ; 4.630  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 4.666  ; 4.526  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 4.740  ; 4.603  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 4.932  ; 4.826  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 4.571  ; 4.394  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.303  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.205 ; 13.029 ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.242  ; 6.089  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.260  ; 6.107  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.260  ; 6.107  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.266  ; 6.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.267  ; 6.114  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.267  ; 6.114  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.267  ; 6.114  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.267  ; 6.114  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.266  ; 6.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.259  ; 6.106  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.242  ; 6.089  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.244  ; 6.091  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.244  ; 6.091  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.259  ; 6.106  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.250  ; 6.097  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.250  ; 6.097  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.266  ; 6.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.245  ; 6.092  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 8.351  ; 7.875  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.248  ; 6.095  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.248  ; 6.095  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.250  ; 6.097  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.250  ; 6.097  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.263  ; 6.110  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.263  ; 6.110  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.244  ; 6.091  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.265  ; 6.112  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.242  ; 6.089  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.263  ; 6.110  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.261  ; 6.108  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.246  ; 6.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.246  ; 6.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.246  ; 6.093  ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 9.524  ; 9.371  ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 13.000 ; 12.847 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 13.000 ; 12.847 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.116  ; 5.963  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.133  ; 5.980  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.133  ; 5.980  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.132  ; 5.979  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.116  ; 5.963  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.118  ; 5.965  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.118  ; 5.965  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.132  ; 5.979  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.123  ; 5.970  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.123  ; 5.970  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.139  ; 5.986  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.119  ; 5.966  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 8.224  ; 7.748  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.121  ; 5.968  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.121  ; 5.968  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.123  ; 5.970  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.123  ; 5.970  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.135  ; 5.982  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.135  ; 5.982  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.118  ; 5.965  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.138  ; 5.985  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.116  ; 5.963  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.135  ; 5.982  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.134  ; 5.981  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.120  ; 5.967  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.120  ; 5.967  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.120  ; 5.967  ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 8.993  ; 8.840  ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 11.746 ; 11.593 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 11.746 ; 11.593 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.115     ; 6.268     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.133     ; 6.286     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.133     ; 6.286     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.139     ; 6.292     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.140     ; 6.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.140     ; 6.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.140     ; 6.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.140     ; 6.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.139     ; 6.292     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.132     ; 6.285     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.115     ; 6.268     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.117     ; 6.270     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.117     ; 6.270     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.132     ; 6.285     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.123     ; 6.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.123     ; 6.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.139     ; 6.292     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.118     ; 6.271     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.901     ; 8.377     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.121     ; 6.274     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.121     ; 6.274     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.123     ; 6.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.123     ; 6.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.136     ; 6.289     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.136     ; 6.289     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.117     ; 6.270     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.138     ; 6.291     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.115     ; 6.268     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.136     ; 6.289     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.134     ; 6.287     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.119     ; 6.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.119     ; 6.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.119     ; 6.272     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 9.367     ; 9.520     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 12.827    ; 12.980    ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 12.827    ; 12.980    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.987     ; 6.140     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.004     ; 6.157     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.004     ; 6.157     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.003     ; 6.156     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.987     ; 6.140     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.989     ; 6.142     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.989     ; 6.142     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.003     ; 6.156     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.994     ; 6.147     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.994     ; 6.147     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.010     ; 6.163     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.990     ; 6.143     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.772     ; 8.248     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.992     ; 6.145     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.992     ; 6.145     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.994     ; 6.147     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.994     ; 6.147     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.006     ; 6.159     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.006     ; 6.159     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.989     ; 6.142     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.009     ; 6.162     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.987     ; 6.140     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.006     ; 6.159     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.005     ; 6.158     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.991     ; 6.144     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.991     ; 6.144     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.991     ; 6.144     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 8.817     ; 8.970     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 11.582    ; 11.735    ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 11.582    ; 11.735    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.916 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 37.916                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.964       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.952       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 38.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.965       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.115       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                      ; 197.057                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.961       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.096       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                       ; 197.347                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.948       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.399       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 104.98 MHz ; 104.98 MHz      ; CLOCK_50                                           ;      ;
; 126.87 MHz ; 126.87 MHz      ; altera_reserved_tck                                ;      ;
; 337.95 MHz ; 337.95 MHz      ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 10.474 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 37.041 ; 0.000         ;
; altera_reserved_tck                                ; 46.059 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; CLOCK_50                                           ; 0.328 ; 0.000         ;
; altera_reserved_tck                                ; 0.345 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.346 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.702 ; 0.000         ;
; altera_reserved_tck ; 47.730 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.887 ; 0.000         ;
; CLOCK_50            ; 1.431 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.639  ; 0.000         ;
; CLOCK2_50                                          ; 16.000 ; 0.000         ;
; CLOCK3_50                                          ; 16.000 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 19.632 ; 0.000         ;
; altera_reserved_tck                                ; 49.750 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.474 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.470      ;
; 10.494 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.410      ;
; 10.547 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 9.402      ;
; 10.552 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 9.404      ;
; 10.613 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.291      ;
; 10.625 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.336      ;
; 10.645 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.269      ;
; 10.646 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.285      ;
; 10.680 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.235      ;
; 10.680 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.235      ;
; 10.680 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.235      ;
; 10.697 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.226      ;
; 10.697 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.226      ;
; 10.761 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.153      ;
; 10.794 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.147      ;
; 10.812 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.096      ;
; 10.818 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.090      ;
; 10.830 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.074      ;
; 10.838 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.086      ;
; 10.848 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 9.059      ;
; 10.849 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.055      ;
; 10.850 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.082      ;
; 10.879 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.045      ;
; 10.886 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.039      ;
; 10.886 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.039      ;
; 10.886 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.039      ;
; 10.891 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.034      ;
; 10.896 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.021      ;
; 10.907 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.026      ;
; 10.907 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.026      ;
; 10.916 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.008      ;
; 10.917 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.007      ;
; 10.918 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 9.006      ;
; 10.926 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.978      ;
; 10.926 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.978      ;
; 10.926 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.978      ;
; 10.928 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 8.980      ;
; 10.932 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 8.993      ;
; 10.934 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 8.974      ;
; 10.942 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 8.984      ;
; 10.942 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 8.984      ;
; 10.943 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 8.969      ;
; 10.943 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read           ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 8.969      ;
; 10.961 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.974      ;
; 10.962 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.968      ;
; 10.964 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.943      ;
; 10.965 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.939      ;
; 10.967 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.968      ;
; 10.972 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 8.936      ;
; 10.974 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.931      ;
; 10.974 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.931      ;
; 10.978 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.936      ;
; 10.989 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.929      ;
; 10.995 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.924      ;
; 10.995 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.924      ;
; 10.995 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.924      ;
; 10.997 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 8.937      ;
; 10.998 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 8.933      ;
; 10.998 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.944      ;
; 11.000 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 8.939      ;
; 11.001 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.918      ;
; 11.001 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.918      ;
; 11.001 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.918      ;
; 11.005 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 8.906      ;
; 11.007 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[16] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.897      ;
; 11.012 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.915      ;
; 11.012 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.915      ;
; 11.015 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 8.917      ;
; 11.015 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.909      ;
; 11.015 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.909      ;
; 11.015 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.909      ;
; 11.018 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.909      ;
; 11.018 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.909      ;
; 11.022 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.902      ;
; 11.022 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.902      ;
; 11.022 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.882      ;
; 11.022 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.882      ;
; 11.022 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 8.882      ;
; 11.027 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 8.897      ;
; 11.029 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[14] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.878      ;
; 11.031 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.887      ;
; 11.031 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.887      ;
; 11.031 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.887      ;
; 11.032 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.883      ;
; 11.032 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.883      ;
; 11.032 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 8.883      ;
; 11.032 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 8.900      ;
; 11.032 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 8.900      ;
; 11.039 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 8.873      ;
; 11.039 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]         ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 8.873      ;
; 11.044 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.883      ;
; 11.046 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[2]  ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.903      ;
; 11.048 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 8.878      ;
; 11.048 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 8.878      ;
; 11.049 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 8.874      ;
; 11.049 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19] ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 8.874      ;
; 11.067 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[27] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 8.841      ;
; 11.088 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 8.820      ;
; 11.091 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[11] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 8.801      ;
; 11.103 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17] ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 8.836      ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.041 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.877      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.057 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.861      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.195 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.723      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.290 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.629      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.307 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.611      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.363 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.556      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.367 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.552      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.422 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.497      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.440 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.479      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
; 37.500 ; vga640x480:VGA|HCS[1] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.419      ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.862      ;
; 46.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.500      ;
; 46.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.279      ;
; 46.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 3.103      ;
; 46.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.953      ;
; 46.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.922      ;
; 47.001 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.042     ; 2.956      ;
; 47.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.838      ;
; 47.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.803      ;
; 47.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.750      ;
; 47.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.650      ;
; 47.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.591      ;
; 47.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.534      ;
; 47.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.529      ;
; 47.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.286      ;
; 47.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 1.998      ;
; 48.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 1.702      ;
; 48.782 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 1.150      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.849      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.849      ;
; 95.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.849      ;
; 95.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.744      ;
; 95.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.744      ;
; 95.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.688      ;
; 95.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.565      ;
; 95.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.565      ;
; 95.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.565      ;
; 95.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.565      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.539      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.464      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.464      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.464      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.402      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.402      ;
; 95.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.402      ;
; 95.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.389      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.359      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.359      ;
; 95.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.329      ;
; 95.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.303      ;
; 95.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.297      ;
; 95.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.297      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.247      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.247      ;
; 95.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.241      ;
; 95.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.191      ;
; 95.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.180      ;
; 95.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.180      ;
; 95.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.180      ;
; 95.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.180      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.207      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.207      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.207      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.207      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.207      ;
; 95.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.204      ;
; 95.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.204      ;
; 95.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.204      ;
; 95.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.204      ;
; 95.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.204      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.154      ;
; 95.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.118      ;
; 95.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.118      ;
; 95.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.118      ;
; 95.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.118      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.092      ;
; 95.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.054      ;
; 95.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.054      ;
; 95.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.054      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.053      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[1]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.933      ;
; 0.328 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[20]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.933      ;
; 0.331 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.938      ;
; 0.332 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[3]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.944      ;
; 0.332 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[21]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.937      ;
; 0.332 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                                                                                                 ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 0.954      ;
; 0.333 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.935      ;
; 0.334 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[10]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.937      ;
; 0.335 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[20]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 0.965      ;
; 0.337 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.939      ;
; 0.338 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.940      ;
; 0.340 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[28]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.944      ;
; 0.341 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.943      ;
; 0.341 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[26]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.937      ;
; 0.342 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.947      ;
; 0.343 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.950      ;
; 0.343 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.948      ;
; 0.344 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.947      ;
; 0.345 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                               ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                     ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                    ; nios_system:NIOS|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                   ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                                                   ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                       ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END             ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                                                            ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                            ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                      ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                                  ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                              ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                     ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.349 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.617      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.620      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.638      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.640      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.644      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.644      ;
; 0.393 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.645      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.649      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.404 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.653      ;
; 0.405 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.407 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.656      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.661      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.665      ;
; 0.417 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.668      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.670      ;
; 0.426 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.677      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.504 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.766      ;
; 0.521 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.773      ;
; 0.523 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.773      ;
; 0.537 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.787      ;
; 0.541 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.542 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.792      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.798      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.809      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.814      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.812      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.814      ;
; 0.564 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.814      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.346 ; vga640x480:VGA|VSenable ; vga640x480:VGA|VSenable ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.390 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.642      ;
; 0.392 ; vga640x480:VGA|HCS[9]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.643      ;
; 0.590 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.842      ;
; 0.595 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.599 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.603 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.854      ;
; 0.604 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.604 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.604 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.605 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.605 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.608 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.609 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.610 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.611 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.612 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.614 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.621 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.742 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.746 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.878 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.881 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.133      ;
; 0.883 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.135      ;
; 0.887 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.139      ;
; 0.890 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.141      ;
; 0.890 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.141      ;
; 0.891 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.142      ;
; 0.891 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.142      ;
; 0.892 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.143      ;
; 0.892 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.143      ;
; 0.892 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.143      ;
; 0.894 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.146      ;
; 0.896 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.147      ;
; 0.897 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.149      ;
; 0.897 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.149      ;
; 0.898 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.898 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.900 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.152      ;
; 0.901 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.152      ;
; 0.903 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.154      ;
; 0.907 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.158      ;
; 0.908 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.160      ;
; 0.911 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.163      ;
; 0.978 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.230      ;
; 0.989 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.990 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.991 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.991 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.991 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.243      ;
; 0.993 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.245      ;
; 0.996 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.248      ;
; 0.997 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.997 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 1.000 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 1.000 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 1.001 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 1.002 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.253      ;
; 1.002 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.253      ;
; 1.004 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 1.006 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 1.007 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 1.007 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 1.008 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 1.010 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.262      ;
; 1.011 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.262      ;
; 1.013 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.264      ;
; 1.017 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.017 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.021 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.273      ;
; 1.032 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.284      ;
; 1.041 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.292      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.058 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.087 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.339      ;
; 1.088 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.340      ;
; 1.099 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.350      ;
; 1.100 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.351      ;
; 1.101 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.353      ;
; 1.103 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.355      ;
; 1.106 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.358      ;
; 1.107 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.359      ;
; 1.110 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.110 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.111 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.112 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.114 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.116 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.118 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.370      ;
; 1.120 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.372      ;
; 1.121 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.372      ;
; 1.123 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.374      ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.045      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.045      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.041      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.041      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 5.041      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.045      ;
; 14.702 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 5.045      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.059      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.059      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 5.037      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 5.037      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 5.057      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 5.053      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.051      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.059      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.051      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 5.037      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.059      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.052      ;
; 14.703 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 5.052      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.058      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.034      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.040      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.040      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.040      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.054      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.054      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.034      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.054      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.058      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 5.038      ;
; 14.704 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 5.058      ;
; 14.767 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.082      ;
; 14.768 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.081      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.068      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.068      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.068      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.068      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.064      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.064      ;
; 14.785 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.064      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.076      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.074      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.074      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.060      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.075      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.075      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.082      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.082      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.082      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.082      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.074      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.060      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.060      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 5.074      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.060      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.080      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.076      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.070      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.075      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.072      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.082      ;
; 14.786 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.086      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.077      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.057      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.057      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.061      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.063      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.063      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.063      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.077      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.077      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.057      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.077      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.079      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.079      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.081      ;
; 14.787 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.057      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.889      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.893      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.893      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.893      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.893      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.889      ;
; 14.929 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.889      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 4.900      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 4.900      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.907      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.907      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.907      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.907      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.899      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.885      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.885      ;
; 14.930 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.899      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.095     ; 2.174      ;
; 48.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.871      ;
; 48.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.296      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.174      ;
; 97.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.173      ;
; 97.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.173      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.156      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.149      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.149      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.149      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.149      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.149      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.114      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.753      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.667      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.643      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
; 98.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.263      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.139      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.314  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.570      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.638      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.770      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.001      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.802  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.037      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.047      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.047      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.047      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.047      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.047      ;
; 1.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.073      ;
; 1.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.073      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 1.843  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.078      ;
; 50.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.080      ; 1.158      ;
; 51.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.075      ; 1.781      ;
; 51.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.063      ; 2.078      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.431 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.683      ;
; 1.431 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.683      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.316      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.316      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[10]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.045 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.308      ;
; 4.048 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.301      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[23]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[22]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[21]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[20]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[19]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[17]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|input1:the_input1|readdata[7]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[7]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[20]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[17]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 4.303      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[6]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|input1:the_input1|readdata[6]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|input1:the_input1|readdata[5]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[5]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|input1:the_input1|readdata[4]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[4]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[3]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|input1:the_input1|readdata[0]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|output1:the_output1|data_out[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.302      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_2                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.324      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_1                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.324      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_2                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.324      ;
; 4.064 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_1                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 4.324      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[9]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[10]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[25]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[26]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[27]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[28]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[29]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[30]                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.296      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.290      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.290      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 4.290      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[32]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[33]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[34]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[35]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[37]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[38]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.299      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[31]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.311      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.331      ;
; 4.065 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.337      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.639 ; 9.825        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                                                                                                                                                                                                                                                                                                                                         ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                                                                                                         ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_we_reg                                                                                                               ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_address_reg0                                                                                                         ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_we_reg                                                                                                               ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_address_reg0                                                                                                         ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_we_reg                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                          ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                          ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_address_reg0                                                                                                         ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_we_reg                                                                                                               ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.657 ; 9.890        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.658 ; 9.891        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.658 ; 9.891        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.660 ; 9.893        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe                                                                                                                                                                                                                                                                                                                                                        ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                           ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 19.890 ; 19.890       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.958 ; 20.144       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.959 ; 20.145       ; 0.186          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 20.106 ; 20.106       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 20.107 ; 20.107       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 37.500 ; 40.000       ; 2.500          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                     ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                     ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                      ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                         ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                  ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                             ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -1.589 ; -1.416 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.651 ; -1.478 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.651 ; -1.478 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.688 ; -1.515 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.688 ; -1.515 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.678 ; -1.505 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.668 ; -1.495 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.658 ; -1.485 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.678 ; -1.505 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.650 ; -1.477 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.634 ; -1.461 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.646 ; -1.473 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.626 ; -1.453 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.660 ; -1.487 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.633 ; -1.460 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.653 ; -1.480 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.658 ; -1.485 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.628 ; -1.455 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.650 ; -1.477 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.640 ; -1.467 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.650 ; -1.477 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.643 ; -1.470 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.643 ; -1.470 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.684 ; -1.511 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.664 ; -1.491 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.626 ; -1.453 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.596 ; -1.423 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.624 ; -1.451 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.594 ; -1.421 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.592 ; -1.419 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.599 ; -1.426 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.599 ; -1.426 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.589 ; -1.416 ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; 6.063  ; 6.520  ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; 2.634  ; 3.109  ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.634  ; 3.109  ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; 3.687  ; 4.008  ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; 2.579  ; 2.883  ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; 2.998  ; 3.292  ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; 2.688  ; 2.998  ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; 3.687  ; 4.008  ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; 2.610  ; 2.919  ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; 2.723  ; 2.991  ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; 3.154  ; 3.462  ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; 2.821  ; 3.122  ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; 7.106  ; 7.378  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.106  ; 7.378  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.811  ; 1.915  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 5.474  ; 5.407  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.952  ; 1.780  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.915  ; 1.743  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.915  ; 1.743  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.952  ; 1.780  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.952  ; 1.780  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.942  ; 1.770  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.932  ; 1.760  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.922  ; 1.750  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.942  ; 1.770  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.915  ; 1.743  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.897  ; 1.725  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.910  ; 1.738  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.890  ; 1.718  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.925  ; 1.753  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.897  ; 1.725  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.917  ; 1.745  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.922  ; 1.750  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.891  ; 1.719  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.914  ; 1.742  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.904  ; 1.732  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.914  ; 1.742  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.907  ; 1.735  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.907  ; 1.735  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.948  ; 1.776  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.928  ; 1.756  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.890  ; 1.718  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.861  ; 1.689  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.887  ; 1.715  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.858  ; 1.686  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.856  ; 1.684  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.862  ; 1.690  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.862  ; 1.690  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.852  ; 1.680  ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; -1.588 ; -1.984 ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; -2.137 ; -2.585 ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.137 ; -2.585 ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; -2.095 ; -2.389 ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; -2.095 ; -2.389 ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; -2.484 ; -2.750 ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; -2.186 ; -2.467 ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; -3.151 ; -3.437 ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; -2.126 ; -2.425 ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; -2.234 ; -2.492 ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; -2.636 ; -2.915 ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; -2.328 ; -2.618 ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; -5.263 ; -5.545 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.263 ; -5.545 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.797  ; 0.743  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 0.105  ; 0.051  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 7.552  ; 7.101  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.794  ; 5.686  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.806  ; 5.698  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.773  ; 5.665  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.773  ; 5.665  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.740  ; 5.632  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.740  ; 5.632  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.760  ; 5.652  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.740  ; 5.632  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.725  ; 5.617  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.728  ; 5.620  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.768  ; 5.660  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 7.552  ; 7.101  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.718  ; 5.610  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.770  ; 5.662  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.770  ; 5.662  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 5.750  ; 5.642  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.790  ; 5.682  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 5.760  ; 5.652  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.561  ; 7.110  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.743  ; 5.635  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.743  ; 5.635  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.720  ; 5.612  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.720  ; 5.612  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.730  ; 5.622  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.740  ; 5.632  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.750  ; 5.642  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.730  ; 5.622  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.743  ; 5.635  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.725  ; 5.617  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.718  ; 5.610  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.738  ; 5.630  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.733  ; 5.625  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.745  ; 5.637  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.725  ; 5.617  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.750  ; 5.642  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.739  ; 5.631  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 7.561  ; 7.110  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.732  ; 5.624  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.722  ; 5.614  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.735  ; 5.627  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.735  ; 5.627  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.716  ; 5.608  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.736  ; 5.628  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.738  ; 5.630  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.809  ; 5.701  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.735  ; 5.627  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.806  ; 5.698  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.804  ; 5.696  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.770  ; 5.662  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.770  ; 5.662  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.780  ; 5.672  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.760  ; 5.652  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.728  ; 5.620  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.760  ; 5.652  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.754  ; 5.646  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.735  ; 5.627  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.798  ; 5.690  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 5.798  ; 5.690  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 12.286 ; 12.047 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 8.751  ; 8.676  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 8.725  ; 8.617  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 9.927  ; 9.874  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 12.286 ; 12.047 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 8.563  ; 8.518  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 10.216 ; 9.766  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 11.364 ; 10.887 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 9.485  ; 9.180  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 9.791  ; 9.578  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 8.047  ; 8.296  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 8.999  ; 9.171  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 8.999  ; 9.171  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -0.234 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.459 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 9.102  ; 8.657  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 7.535  ; 7.319  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 7.192  ; 6.956  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 7.343  ; 7.161  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 7.213  ; 7.032  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 8.483  ; 8.138  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 7.047  ; 6.856  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 9.102  ; 8.657  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 7.437  ; 7.178  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 2.886  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 8.055  ; 7.840  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 7.191  ; 6.973  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 7.203  ; 6.990  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 7.257  ; 7.037  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 8.055  ; 7.840  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 7.765  ; 7.483  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 6.684  ; 6.522  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 7.276  ; 7.047  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 7.437  ; 7.178  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 5.255  ; 4.975  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 8.426  ; 8.061  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 8.426  ; 8.061  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 8.130  ; 7.862  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 7.873  ; 7.615  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 7.825  ; 7.595  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 7.208  ; 6.992  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 7.502  ; 7.211  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 7.191  ; 6.979  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 7.322  ; 7.140  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 6.383  ; 6.225  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.655  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.148 ; 13.643 ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.600  ; 5.493  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.676  ; 5.569  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.688  ; 5.581  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.654  ; 5.547  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.654  ; 5.547  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.622  ; 5.515  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.622  ; 5.515  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.642  ; 5.535  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.622  ; 5.515  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.608  ; 5.501  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.610  ; 5.503  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.650  ; 5.543  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 7.434  ; 6.984  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.600  ; 5.493  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.632  ; 5.525  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.652  ; 5.545  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 5.632  ; 5.525  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.672  ; 5.565  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 5.642  ; 5.535  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.598  ; 5.491  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.625  ; 5.518  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.625  ; 5.518  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.602  ; 5.495  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.602  ; 5.495  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.612  ; 5.505  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.622  ; 5.515  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.632  ; 5.525  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.612  ; 5.505  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.624  ; 5.517  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.608  ; 5.501  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.600  ; 5.493  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.620  ; 5.513  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.614  ; 5.507  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.627  ; 5.520  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.607  ; 5.500  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.632  ; 5.525  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.622  ; 5.515  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 7.443  ; 6.993  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.614  ; 5.507  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.604  ; 5.497  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.617  ; 5.510  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.617  ; 5.510  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.598  ; 5.491  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.618  ; 5.511  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.620  ; 5.513  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.690  ; 5.583  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.618  ; 5.511  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.688  ; 5.581  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.686  ; 5.579  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.653  ; 5.546  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.653  ; 5.546  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.663  ; 5.556  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.610  ; 5.503  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.610  ; 5.503  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.642  ; 5.535  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.636  ; 5.529  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.618  ; 5.511  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.680  ; 5.573  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 5.680  ; 5.573  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 8.261  ; 8.216  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 8.442  ; 8.369  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 8.416  ; 8.311  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 9.570  ; 9.518  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 11.835 ; 11.604 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 8.261  ; 8.216  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 9.849  ; 9.415  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 10.946 ; 10.487 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 9.147  ; 8.852  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 9.159  ; 8.937  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 7.761  ; 8.004  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 8.676  ; 8.845  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 8.676  ; 8.845  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -0.746 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.966 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 3.993  ; 3.783  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 4.711  ; 4.515  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 4.407  ; 4.194  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 4.555  ; 4.395  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 4.046  ; 3.848  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 4.966  ; 4.674  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 4.228  ; 4.057  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 5.564  ; 5.177  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 3.993  ; 3.783  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 2.370  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 3.812  ; 3.634  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 4.380  ; 4.183  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 4.416  ; 4.225  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 4.472  ; 4.274  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 4.855  ; 4.623  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 4.278  ; 4.048  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 3.879  ; 3.735  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 3.812  ; 3.634  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 3.993  ; 3.783  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 4.306  ; 4.045  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 4.361  ; 4.160  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 5.357  ; 5.033  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 5.032  ; 4.811  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 4.788  ; 4.579  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 5.073  ; 4.843  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 4.460  ; 4.245  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 4.361  ; 4.160  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 4.430  ; 4.221  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 4.606  ; 4.418  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 4.270  ; 4.039  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.144  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.211 ; 11.709 ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.610  ; 5.465  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.628  ; 5.483  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.628  ; 5.483  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.628  ; 5.483  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.610  ; 5.465  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.613  ; 5.468  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.613  ; 5.468  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.628  ; 5.483  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.620  ; 5.475  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.620  ; 5.475  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.635  ; 5.490  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.614  ; 5.469  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.457  ; 6.958  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.617  ; 5.472  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.617  ; 5.472  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.620  ; 5.475  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.620  ; 5.475  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.631  ; 5.486  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.631  ; 5.486  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.613  ; 5.468  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.634  ; 5.489  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.610  ; 5.465  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.631  ; 5.486  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.629  ; 5.484  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.615  ; 5.470  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.615  ; 5.470  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.615  ; 5.470  ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 8.658  ; 8.513  ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 11.929 ; 11.784 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 11.929 ; 11.784 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.496  ; 5.351  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.513  ; 5.368  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.513  ; 5.368  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.512  ; 5.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.496  ; 5.351  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.498  ; 5.353  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.498  ; 5.353  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.512  ; 5.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.505  ; 5.360  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.505  ; 5.360  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.520  ; 5.375  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.500  ; 5.355  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.342  ; 6.843  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.502  ; 5.357  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.502  ; 5.357  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.505  ; 5.360  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.505  ; 5.360  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.516  ; 5.371  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.516  ; 5.371  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.498  ; 5.353  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.518  ; 5.373  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.496  ; 5.351  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.516  ; 5.371  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.514  ; 5.369  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.501  ; 5.356  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.501  ; 5.356  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.501  ; 5.356  ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 8.166  ; 8.021  ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 10.753 ; 10.608 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 10.753 ; 10.608 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.483     ; 5.628     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.483     ; 5.628     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.486     ; 5.631     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.486     ; 5.631     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.493     ; 5.638     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.493     ; 5.638     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.508     ; 5.653     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.487     ; 5.632     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.976     ; 7.475     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.490     ; 5.635     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.490     ; 5.635     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.493     ; 5.638     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.493     ; 5.638     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.504     ; 5.649     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.504     ; 5.649     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.486     ; 5.631     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.507     ; 5.652     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.483     ; 5.628     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.504     ; 5.649     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.502     ; 5.647     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.488     ; 5.633     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.488     ; 5.633     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.488     ; 5.633     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 8.425     ; 8.570     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 11.508    ; 11.653    ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 11.508    ; 11.653    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.368     ; 5.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.385     ; 5.530     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.385     ; 5.530     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.384     ; 5.529     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.368     ; 5.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.370     ; 5.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.370     ; 5.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.384     ; 5.529     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.377     ; 5.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.377     ; 5.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.392     ; 5.537     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.372     ; 5.517     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.860     ; 7.359     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.374     ; 5.519     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.374     ; 5.519     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.377     ; 5.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.377     ; 5.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.388     ; 5.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.388     ; 5.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.370     ; 5.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.390     ; 5.535     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.368     ; 5.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.388     ; 5.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.386     ; 5.531     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.373     ; 5.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.373     ; 5.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.373     ; 5.518     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 7.917     ; 8.062     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 10.388    ; 10.533    ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 10.388    ; 10.533    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.124 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 38.124                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.068       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.056       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 38.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.069       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.205       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                      ; 197.344                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.067       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.277       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                       ; 197.602                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.045       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.557       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 14.610 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 38.451 ; 0.000         ;
; altera_reserved_tck                                ; 48.115 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; CLOCK_50                                           ; 0.118 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.175 ; 0.000         ;
; altera_reserved_tck                                ; 0.175 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.909 ; 0.000         ;
; altera_reserved_tck ; 49.019 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.481 ; 0.000         ;
; CLOCK_50            ; 0.750 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.250  ; 0.000         ;
; CLOCK2_50                                          ; 16.000 ; 0.000         ;
; CLOCK3_50                                          ; 16.000 ; 0.000         ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
; altera_reserved_tck                                ; 49.438 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.610 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.355      ;
; 14.627 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.351      ;
; 14.694 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.276      ;
; 14.711 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.272      ;
; 14.849 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.098      ;
; 14.877 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.050      ;
; 14.884 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.068      ;
; 14.896 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.040      ;
; 14.949 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.978      ;
; 14.954 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.982      ;
; 14.960 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[2]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.010      ;
; 14.976 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.962      ;
; 14.976 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.962      ;
; 14.976 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.962      ;
; 14.977 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[2]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.006      ;
; 14.985 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.961      ;
; 14.985 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.961      ;
; 14.992 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.934      ;
; 14.992 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.934      ;
; 14.992 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.934      ;
; 15.001 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.933      ;
; 15.001 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.933      ;
; 15.012 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.941      ;
; 15.022 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.925      ;
; 15.028 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[7]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.912      ;
; 15.029 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[4]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.949      ;
; 15.029 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 4.933      ;
; 15.031 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[6]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.904      ;
; 15.044 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.903      ;
; 15.046 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.902      ;
; 15.049 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.882      ;
; 15.050 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.897      ;
; 15.050 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.897      ;
; 15.050 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.897      ;
; 15.051 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.875      ;
; 15.051 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.875      ;
; 15.051 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.875      ;
; 15.053 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.878      ;
; 15.059 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.896      ;
; 15.059 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[24]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.896      ;
; 15.060 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.874      ;
; 15.060 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.874      ;
; 15.062 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.885      ;
; 15.062 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.865      ;
; 15.064 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.883      ;
; 15.064 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.883      ;
; 15.070 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.859      ;
; 15.079 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.857      ;
; 15.084 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.843      ;
; 15.087 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.854      ;
; 15.107 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.824      ;
; 15.108 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.840      ;
; 15.108 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.840      ;
; 15.108 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.825      ;
; 15.111 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.843      ;
; 15.111 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.828      ;
; 15.111 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.820      ;
; 15.113 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[3]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.870      ;
; 15.116 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte2_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.847      ;
; 15.117 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[10]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.831      ;
; 15.120 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.827      ;
; 15.121 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                      ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[6]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 4.832      ;
; 15.122 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.825      ;
; 15.124 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.823      ;
; 15.124 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.812      ;
; 15.124 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.812      ;
; 15.129 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[9]                                                                               ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.818      ;
; 15.132 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.796      ;
; 15.132 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.796      ;
; 15.134 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.808      ;
; 15.134 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.808      ;
; 15.134 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.808      ;
; 15.135 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.794      ;
; 15.138 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.804      ;
; 15.138 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.804      ;
; 15.138 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.804      ;
; 15.140 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[25]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.791      ;
; 15.143 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.807      ;
; 15.143 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[24]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.807      ;
; 15.145 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[19]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.782      ;
; 15.145 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[11]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.769      ;
; 15.147 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.803      ;
; 15.147 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[26]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.803      ;
; 15.148 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.768      ;
; 15.148 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.768      ;
; 15.149 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.805      ;
; 15.150 ; nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.790      ;
; 15.151 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 4.811      ;
; 15.151 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[17]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 4.811      ;
; 15.156 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.789      ;
; 15.156 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.789      ;
; 15.156 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.789      ;
; 15.162 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[22]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.778      ;
; 15.162 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[23]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.778      ;
; 15.162 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.778      ;
; 15.165 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.788      ;
; 15.165 ; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[15]                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.788      ;
; 15.165 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.777      ;
; 15.167 ; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                        ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.783      ;
; 15.171 ; nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[15]                                                                              ; nios_system:NIOS|cpu_0:the_cpu_0|D_iw[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.777      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.451 ; vga640x480:VGA|VCS[7] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.489      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.458 ; vga640x480:VGA|VCS[8] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.482      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.537 ; vga640x480:VGA|VCS[6] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.403      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.575 ; vga640x480:VGA|HCS[8] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.364      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.599 ; vga640x480:VGA|VCS[5] ; vga640x480:VGA|VCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 1.341      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[2] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.633 ; vga640x480:VGA|HCS[4] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.306      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.649 ; vga640x480:VGA|HCS[9] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.290      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.661 ; vga640x480:VGA|HCS[7] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.278      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[1] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[2] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[3] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[4] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[5] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[6] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[7] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[8] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
; 38.715 ; vga640x480:VGA|HCS[6] ; vga640x480:VGA|HCS[9] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.224      ;
+--------+-----------------------+-----------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.175      ;
; 48.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.854      ;
; 48.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.760      ;
; 48.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.692      ;
; 48.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.621      ;
; 48.709 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 1.619      ;
; 48.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.575      ;
; 48.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.503      ;
; 48.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.491      ;
; 48.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.464      ;
; 48.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.428      ;
; 48.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.412      ;
; 48.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.391      ;
; 48.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.311      ;
; 49.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.251      ;
; 49.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.065      ;
; 49.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 0.941      ;
; 49.663 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 0.638      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.705      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.705      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.705      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.653      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.653      ;
; 97.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.633      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.542      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.542      ;
; 97.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.541      ;
; 97.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.541      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.516      ;
; 97.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.461      ;
; 97.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.461      ;
; 97.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.461      ;
; 97.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.421      ;
; 97.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.421      ;
; 97.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.401      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.409      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.409      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.425      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.425      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.425      ;
; 97.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.389      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.368      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.368      ;
; 97.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.348      ;
; 97.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.333      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.310      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.310      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.309      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.309      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.298      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.298      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.297      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.297      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.281      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.266      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.266      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.266      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.266      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.272      ;
; 97.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.296      ;
; 97.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.296      ;
; 97.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.296      ;
; 97.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.296      ;
; 97.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.296      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.251      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.232      ;
; 97.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.285      ;
; 97.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.285      ;
; 97.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.285      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                                                                                                 ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.471      ;
; 0.120 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[20]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 0.480      ;
; 0.128 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.470      ;
; 0.134 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[28]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.272      ; 0.510      ;
; 0.134 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[1]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.470      ;
; 0.135 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[20]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[21]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.471      ;
; 0.136 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.478      ;
; 0.137 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[3]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.479      ;
; 0.137 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[10]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.472      ;
; 0.139 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[28]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.475      ;
; 0.140 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.476      ;
; 0.141 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[26]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.478      ;
; 0.143 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[23]                                                                                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 0.503      ;
; 0.143 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.478      ;
; 0.144 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.483      ;
; 0.144 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.479      ;
; 0.145 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.481      ;
; 0.146 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[14]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.482      ;
; 0.147 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.489      ;
; 0.147 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.489      ;
; 0.148 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.490      ;
; 0.150 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.486      ;
; 0.154 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[11]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.489      ;
; 0.155 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.497      ;
; 0.156 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.495      ;
; 0.157 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[9]                                                                                                                                                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[30]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.494      ;
; 0.159 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[22]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.495      ;
; 0.159 ; nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.497      ;
; 0.161 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[19]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.497      ;
; 0.165 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[1]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.481      ;
; 0.165 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[4]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.481      ;
; 0.165 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[18]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.500      ;
; 0.170 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[27]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.505      ;
; 0.171 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                      ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.510      ;
; 0.171 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[12]                                                                                                                                                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.506      ;
; 0.172 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[4]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; nios_system:NIOS|cpu_0:the_cpu_0|R_dst_regnum[1]                                                                                                                                                                                                                                                                ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.499      ;
; 0.176 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                               ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                   ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                                                   ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                       ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                              ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                         ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                           ; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                      ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.175 ; vga640x480:VGA|VSenable ; vga640x480:VGA|VSenable ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.196 ; vga640x480:VGA|HCS[9]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.328      ;
; 0.196 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.327      ;
; 0.297 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.428      ;
; 0.298 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.429      ;
; 0.299 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.430      ;
; 0.301 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.433      ;
; 0.301 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.433      ;
; 0.302 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.434      ;
; 0.302 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.434      ;
; 0.302 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.434      ;
; 0.303 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.435      ;
; 0.304 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.436      ;
; 0.306 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.437      ;
; 0.306 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.437      ;
; 0.307 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.438      ;
; 0.308 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.439      ;
; 0.308 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.439      ;
; 0.310 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.442      ;
; 0.357 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.489      ;
; 0.362 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.493      ;
; 0.447 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.578      ;
; 0.450 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.582      ;
; 0.450 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.582      ;
; 0.451 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.583      ;
; 0.452 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.584      ;
; 0.455 ; vga640x480:VGA|VCS[8]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.586      ;
; 0.455 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.586      ;
; 0.455 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.586      ;
; 0.457 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.588      ;
; 0.459 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.591      ;
; 0.460 ; vga640x480:VGA|HCS[8]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.592      ;
; 0.460 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.592      ;
; 0.460 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.591      ;
; 0.460 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.591      ;
; 0.462 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.594      ;
; 0.462 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.594      ;
; 0.463 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.595      ;
; 0.465 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.596      ;
; 0.465 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.597      ;
; 0.466 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.597      ;
; 0.468 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.599      ;
; 0.469 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.600      ;
; 0.510 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.641      ;
; 0.511 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[1]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[2]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.512 ; vga640x480:VGA|VCS[9]   ; vga640x480:VGA|VCS[0]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.643      ;
; 0.513 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.645      ;
; 0.513 ; vga640x480:VGA|HCS[7]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.645      ;
; 0.513 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.644      ;
; 0.514 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.646      ;
; 0.515 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.647      ;
; 0.515 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.647      ;
; 0.516 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.648      ;
; 0.517 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.649      ;
; 0.518 ; vga640x480:VGA|VCS[7]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.649      ;
; 0.518 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.650      ;
; 0.518 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.649      ;
; 0.518 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.650      ;
; 0.521 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.652      ;
; 0.523 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.654      ;
; 0.523 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.654      ;
; 0.525 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[3]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.657      ;
; 0.526 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.657      ;
; 0.526 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.658      ;
; 0.526 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.657      ;
; 0.528 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.660      ;
; 0.528 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[4]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.660      ;
; 0.529 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.661      ;
; 0.531 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.663      ;
; 0.531 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.662      ;
; 0.532 ; vga640x480:VGA|VCS[6]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.663      ;
; 0.534 ; vga640x480:VGA|VCS[4]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.665      ;
; 0.574 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.705      ;
; 0.576 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.707      ;
; 0.577 ; vga640x480:VGA|VCS[3]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.708      ;
; 0.579 ; vga640x480:VGA|HCS[5]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.711      ;
; 0.579 ; vga640x480:VGA|VCS[1]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.710      ;
; 0.580 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.712      ;
; 0.581 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.713      ;
; 0.581 ; vga640x480:VGA|HCS[6]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.713      ;
; 0.583 ; vga640x480:VGA|HCS[1]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.715      ;
; 0.584 ; vga640x480:VGA|HCS[3]   ; vga640x480:VGA|HCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.716      ;
; 0.584 ; vga640x480:VGA|VCS[5]   ; vga640x480:VGA|VCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.715      ;
; 0.589 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.720      ;
; 0.589 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.720      ;
; 0.591 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[5]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.723      ;
; 0.592 ; vga640x480:VGA|VCS[2]   ; vga640x480:VGA|VCS[8]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.723      ;
; 0.592 ; vga640x480:VGA|HCS[4]   ; vga640x480:VGA|HCS[9]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.724      ;
; 0.592 ; vga640x480:VGA|VCS[0]   ; vga640x480:VGA|VCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.723      ;
; 0.594 ; vga640x480:VGA|HCS[2]   ; vga640x480:VGA|HCS[7]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.726      ;
; 0.594 ; vga640x480:VGA|HCS[0]   ; vga640x480:VGA|HCS[6]   ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.726      ;
+-------+-------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.187 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.320      ;
; 0.190 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.321      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.322      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.324      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.328      ;
; 0.197 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.333      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.341      ;
; 0.214 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.344      ;
; 0.222 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.352      ;
; 0.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.374      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.375      ;
; 0.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.377      ;
; 0.247 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.380      ;
; 0.255 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.385      ;
; 0.255 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.385      ;
; 0.257 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                                      ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.388      ;
; 0.259 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.392      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.393      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.398      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.394      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.396      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.400      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.401      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.403      ;
; 0.273 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.403      ;
; 0.277 ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.407      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.909 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.972      ;
; 16.909 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.972      ;
; 16.909 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.972      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.990      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.990      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.975      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.975      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.988      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.990      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.989      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.975      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.975      ;
; 16.910 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.990      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.989      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.985      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.985      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.985      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.982      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.982      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.989      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.983      ;
; 16.911 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.983      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.965      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.967      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.971      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.971      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.971      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.967      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.965      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.983      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.968      ;
; 16.912 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.967      ;
; 16.948 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.993      ;
; 16.949 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.992      ;
; 16.960 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.975      ;
; 16.960 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.975      ;
; 16.960 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.975      ;
; 16.960 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.997      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.992      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.992      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.993      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.993      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.993      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.993      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.978      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.978      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.992      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.978      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.978      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.991      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.993      ;
; 16.961 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.992      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.988      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.985      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.985      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.986      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.986      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.992      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.992      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.985      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.985      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.988      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.988      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.988      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.986      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.990      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.983      ;
; 16.962 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.990      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.986      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.968      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.970      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.968      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.970      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.970      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.971      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.974      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.974      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.974      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.970      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.968      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.986      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.980      ;
; 16.963 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.968      ;
; 17.052 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.870      ;
; 17.052 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.870      ;
; 17.052 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.870      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.888      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.888      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.888      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.888      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.873      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.873      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.887      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.873      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.873      ;
; 17.053 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.886      ;
; 17.054 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.881      ;
; 17.054 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.881      ;
; 17.054 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.887      ;
; 17.054 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 2.887      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.256      ;
; 49.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.055      ;
; 49.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 0.707      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.256      ;
; 98.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.248      ;
; 98.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.248      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.235      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.235      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.235      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.235      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.235      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.228      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.204      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.047      ;
; 98.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.994      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.935      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.903      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.687      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.775      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.688  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.823      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.842      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.926      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.054      ;
; 0.967  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.093      ;
; 0.967  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.093      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.969  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.084      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 0.979  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.094      ;
; 50.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.400      ; 0.625      ;
; 50.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.394      ; 0.935      ;
; 50.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.384      ; 1.094      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.750 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.881      ;
; 0.750 ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.881      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.533      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.533      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[10]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.391 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.525      ;
; 2.392 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.525      ;
; 2.392 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.515      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.568      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.555      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[13]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[14]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[15]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[16]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[17]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[18]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[19]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[20]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[21]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[22]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.402 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[23]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.556      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count|counter_reg_bit[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|r_val                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.538      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.531      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.542      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.556      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.543      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[79]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.543      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.541      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
; 2.403 ; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                        ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.549      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_address_reg0                                                                                                         ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_we_reg                                                                                                               ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                         ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                               ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                               ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                     ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.251 ; 9.481        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_address_reg0                                                                                                         ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_we_reg                                                                                                               ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_address_reg0                                                                                                         ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_we_reg                                                                                                               ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                         ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                      ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.252 ; 9.482        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                          ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                          ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_address_reg0                                                                                                         ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_we_reg                                                                                                               ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                          ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                                                                ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                                ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.253 ; 9.483        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                          ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                          ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                          ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                 ;
; 9.254 ; 9.484        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                 ;
; 9.255 ; 9.485        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.255 ; 9.485        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ram_block1a8~portb_datain_reg0                                                                                                          ;
; 9.255 ; 9.485        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.256 ; 9.486        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                         ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                          ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                           ;
; 9.257 ; 9.487        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                           ;
; 9.259 ; 9.489        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.282 ; 9.437        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                          ;
; 9.282 ; 9.437        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe                                                                                                                                                                                                                                                                                                                                                        ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                           ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                           ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                          ;
; 9.283 ; 9.438        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_system:NIOS|sdram_0:the_sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PCLOCK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[2]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[3]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[4]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[5]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[6]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[7]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[8]                                                    ;
; 19.866 ; 20.050       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[9]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 19.867 ; 20.051       ; 0.184          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VSenable                                                  ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 19.953 ; 19.953       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 19.954 ; 19.954       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.016 ; 20.016       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.016 ; 20.016       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PCLOCK|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[0]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[1]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[2]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[3]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[4]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[5]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[6]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[7]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[8]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|HCS[9]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[0]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[1]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[2]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[3]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[4]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[5]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[6]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[7]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[8]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VCS[9]|clk                                                           ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA|VSenable|clk                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[0]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[1]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[2]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[3]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[4]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[5]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[6]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[7]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[8]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|HCS[9]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[0]                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga640x480:VGA|VCS[1]                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                 ;
; 49.439 ; 49.655       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.439 ; 49.655       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                      ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                  ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                             ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -1.001 ; -0.454 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.064 ; -0.517 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.064 ; -0.517 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.100 ; -0.553 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.100 ; -0.553 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.090 ; -0.543 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.080 ; -0.533 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.070 ; -0.523 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.090 ; -0.543 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.047 ; -0.500 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.059 ; -0.512 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.039 ; -0.492 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.073 ; -0.526 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.045 ; -0.498 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.065 ; -0.518 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.069 ; -0.522 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.040 ; -0.493 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.053 ; -0.506 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.055 ; -0.508 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.055 ; -0.508 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.096 ; -0.549 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.076 ; -0.529 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.039 ; -0.492 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.008 ; -0.461 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.037 ; -0.490 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.006 ; -0.459 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.005 ; -0.458 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.011 ; -0.464 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.011 ; -0.464 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.001 ; -0.454 ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; 3.436  ; 4.114  ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; 1.527  ; 2.464  ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; 1.527  ; 2.464  ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; 2.162  ; 2.978  ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; 1.531  ; 2.253  ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; 1.755  ; 2.501  ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; 1.589  ; 2.313  ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; 2.162  ; 2.978  ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; 1.568  ; 2.290  ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; 1.609  ; 2.347  ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; 1.850  ; 2.619  ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; 1.671  ; 2.429  ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; 4.192  ; 4.982  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.192  ; 4.982  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.566  ; 0.996  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 2.258  ; 2.797  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.239  ; 0.692  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.202  ; 0.655  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.202  ; 0.655  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.239  ; 0.692  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.239  ; 0.692  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.229  ; 0.682  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.219  ; 0.672  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.209  ; 0.662  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.229  ; 0.682  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.201  ; 0.654  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.184  ; 0.637  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.197  ; 0.650  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.177  ; 0.630  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.211  ; 0.664  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.183  ; 0.636  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.203  ; 0.656  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.208  ; 0.661  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.178  ; 0.631  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.201  ; 0.654  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.191  ; 0.644  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.201  ; 0.654  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.193  ; 0.646  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.193  ; 0.646  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.235  ; 0.688  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.215  ; 0.668  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.177  ; 0.630  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.147  ; 0.600  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.174  ; 0.627  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.145  ; 0.598  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.143  ; 0.596  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.149  ; 0.602  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.149  ; 0.602  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.139  ; 0.592  ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; -0.887 ; -1.731 ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; -1.249 ; -2.164 ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; -1.249 ; -2.164 ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; -1.263 ; -1.967 ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; -1.263 ; -1.967 ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; -1.471 ; -2.191 ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; -1.310 ; -2.009 ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; -1.864 ; -2.652 ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; -1.300 ; -2.004 ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; -1.337 ; -2.058 ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; -1.562 ; -2.304 ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; -1.397 ; -2.136 ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; -3.297 ; -4.065 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.297 ; -4.065 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.702  ; 0.322  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 0.503  ; 0.123  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.987  ; 4.684  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.534  ; 3.470  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.546  ; 3.482  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.512  ; 3.448  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.512  ; 3.448  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.480  ; 3.416  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.480  ; 3.416  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.499  ; 3.435  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.479  ; 3.415  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.465  ; 3.401  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.468  ; 3.404  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.509  ; 3.445  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.987  ; 4.684  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.457  ; 3.393  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.511  ; 3.447  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.511  ; 3.447  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.490  ; 3.426  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.531  ; 3.467  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 3.501  ; 3.437  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.996  ; 4.693  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.483  ; 3.419  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.483  ; 3.419  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.460  ; 3.396  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.460  ; 3.396  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.470  ; 3.406  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.480  ; 3.416  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.490  ; 3.426  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.470  ; 3.406  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.482  ; 3.418  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.465  ; 3.401  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.458  ; 3.394  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.478  ; 3.414  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.472  ; 3.408  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.484  ; 3.420  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.464  ; 3.400  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.489  ; 3.425  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.479  ; 3.415  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.996  ; 4.693  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.472  ; 3.408  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.462  ; 3.398  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.474  ; 3.410  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.474  ; 3.410  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.456  ; 3.392  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.476  ; 3.412  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.478  ; 3.414  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.548  ; 3.484  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.475  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.546  ; 3.482  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.544  ; 3.480  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.510  ; 3.446  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.510  ; 3.446  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.520  ; 3.456  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.499  ; 3.435  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.467  ; 3.403  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.499  ; 3.435  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.493  ; 3.429  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.475  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.539  ; 3.475  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 3.539  ; 3.475  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 6.940  ; 7.458  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 5.007  ; 5.258  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 4.956  ; 5.197  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 5.637  ; 5.988  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 6.940  ; 7.458  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 4.892  ; 5.135  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 5.673  ; 5.919  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 6.315  ; 6.621  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 5.324  ; 5.550  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 5.607  ; 5.827  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 4.881  ; 4.759  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 5.495  ; 5.298  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.495  ; 5.298  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -1.523 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.589 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 4.704  ; 4.864  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 3.938  ; 4.056  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 3.751  ; 3.828  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 3.858  ; 3.966  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 3.772  ; 3.866  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 4.401  ; 4.543  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 3.693  ; 3.774  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 4.704  ; 4.864  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 3.859  ; 3.944  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 1.571  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 4.212  ; 4.376  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 3.744  ; 3.834  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 3.758  ; 3.849  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 3.805  ; 3.894  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 4.212  ; 4.376  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 4.041  ; 4.147  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 3.492  ; 3.552  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 3.792  ; 3.869  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 3.859  ; 3.944  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 2.741  ; 2.776  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 4.365  ; 4.506  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 4.365  ; 4.506  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 4.232  ; 4.380  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 4.092  ; 4.223  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 4.086  ; 4.233  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 3.768  ; 3.858  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 3.899  ; 3.986  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 3.769  ; 3.853  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 3.833  ; 3.951  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 3.415  ; 3.375  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 1.497  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.641  ; 8.359  ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.388  ; 3.323  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.465  ; 3.400  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.476  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.443  ; 3.378  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.443  ; 3.378  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.429  ; 3.364  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.397  ; 3.332  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.399  ; 3.334  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.439  ; 3.374  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.918  ; 4.614  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.388  ; 3.323  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.461  ; 3.396  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 3.431  ; 3.366  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.386  ; 3.321  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.414  ; 3.349  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.414  ; 3.349  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.390  ; 3.325  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.390  ; 3.325  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.400  ; 3.335  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.400  ; 3.335  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.413  ; 3.348  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.397  ; 3.332  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.389  ; 3.324  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.403  ; 3.338  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.415  ; 3.350  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.395  ; 3.330  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.419  ; 3.354  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.927  ; 4.623  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.403  ; 3.338  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.393  ; 3.328  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.405  ; 3.340  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.405  ; 3.340  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.386  ; 3.321  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.406  ; 3.341  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.478  ; 3.413  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.407  ; 3.342  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.476  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.475  ; 3.410  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.451  ; 3.386  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.398  ; 3.333  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.398  ; 3.333  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.429  ; 3.364  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.423  ; 3.358  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.407  ; 3.342  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.469  ; 3.404  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 3.469  ; 3.404  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 4.721  ; 4.956  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 4.832  ; 5.074  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 4.783  ; 5.015  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 5.437  ; 5.774  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 6.687  ; 7.186  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 4.721  ; 4.956  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 5.472  ; 5.709  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 6.085  ; 6.379  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 5.136  ; 5.354  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 5.244  ; 5.455  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 4.710  ; 4.595  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 5.300  ; 5.113  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.300  ; 5.113  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -1.746 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.811 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 2.514  ; 2.583  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 2.343  ; 2.381  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 2.449  ; 2.515  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 2.168  ; 2.188  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 2.636  ; 2.696  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 2.269  ; 2.300  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 2.931  ; 3.008  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 1.346  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 2.057  ; 2.055  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 2.327  ; 2.369  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 2.348  ; 2.400  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 2.397  ; 2.445  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 2.590  ; 2.677  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 2.291  ; 2.317  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 2.075  ; 2.086  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 2.057  ; 2.055  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 2.297  ; 2.315  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 2.333  ; 2.367  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 2.834  ; 2.919  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 2.692  ; 2.778  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 2.559  ; 2.632  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 2.695  ; 2.792  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 2.385  ; 2.423  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 2.333  ; 2.367  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 2.377  ; 2.409  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 2.464  ; 2.530  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 2.296  ; 2.317  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 1.272  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.609  ; 7.319  ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.399 ; 3.325 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.417 ; 3.343 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.417 ; 3.343 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.424 ; 3.350 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.416 ; 3.342 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.399 ; 3.325 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.402 ; 3.328 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.402 ; 3.328 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.416 ; 3.342 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.408 ; 3.334 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.408 ; 3.334 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.423 ; 3.349 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.403 ; 3.329 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.935 ; 4.619 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.406 ; 3.332 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.406 ; 3.332 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.408 ; 3.334 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.408 ; 3.334 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.420 ; 3.346 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.420 ; 3.346 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.402 ; 3.328 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.422 ; 3.348 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.399 ; 3.325 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.420 ; 3.346 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.418 ; 3.344 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.404 ; 3.330 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.404 ; 3.330 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.404 ; 3.330 ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 5.001 ; 4.927 ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 6.703 ; 6.629 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.703 ; 6.629 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.332 ; 3.258 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.349 ; 3.275 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.349 ; 3.275 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.355 ; 3.281 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.348 ; 3.274 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.332 ; 3.258 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.334 ; 3.260 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.334 ; 3.260 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.348 ; 3.274 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.340 ; 3.266 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.340 ; 3.266 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.354 ; 3.280 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.335 ; 3.261 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.867 ; 4.551 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.338 ; 3.264 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.338 ; 3.264 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.340 ; 3.266 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.340 ; 3.266 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.351 ; 3.277 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.351 ; 3.277 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.334 ; 3.260 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.353 ; 3.279 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.332 ; 3.258 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.351 ; 3.277 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.350 ; 3.276 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.336 ; 3.262 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.336 ; 3.262 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.336 ; 3.262 ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 4.746 ; 4.672 ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 6.114 ; 6.040 ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.114 ; 6.040 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.339     ; 3.413     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.357     ; 3.431     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.357     ; 3.431     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.364     ; 3.438     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.356     ; 3.430     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.339     ; 3.413     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.342     ; 3.416     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.342     ; 3.416     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.356     ; 3.430     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.348     ; 3.422     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.348     ; 3.422     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.363     ; 3.437     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.343     ; 3.417     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.633     ; 4.949     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.346     ; 3.420     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.346     ; 3.420     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.348     ; 3.422     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.348     ; 3.422     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.360     ; 3.434     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.360     ; 3.434     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.342     ; 3.416     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.362     ; 3.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.339     ; 3.413     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.360     ; 3.434     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.358     ; 3.432     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.344     ; 3.418     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.344     ; 3.418     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.344     ; 3.418     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 5.111     ; 5.185     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 7.050     ; 7.124     ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.050     ; 7.124     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.271     ; 3.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.288     ; 3.362     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.288     ; 3.362     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.294     ; 3.368     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.287     ; 3.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.271     ; 3.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.273     ; 3.347     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.273     ; 3.347     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.287     ; 3.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.279     ; 3.353     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.279     ; 3.353     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.293     ; 3.367     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.274     ; 3.348     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.564     ; 4.880     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.277     ; 3.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.277     ; 3.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.279     ; 3.353     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.279     ; 3.353     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.290     ; 3.364     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.290     ; 3.364     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.273     ; 3.347     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.292     ; 3.366     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.271     ; 3.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.290     ; 3.364     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.289     ; 3.363     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.275     ; 3.349     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.275     ; 3.349     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.275     ; 3.349     ; Rise       ; CLOCK_50        ;
; SD_CMD       ; CLOCK_50   ; 4.843     ; 4.917     ; Rise       ; CLOCK_50        ;
; SD_DAT[*]    ; CLOCK_50   ; 6.407     ; 6.481     ; Rise       ; CLOCK_50        ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.407     ; 6.481     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.982 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                   ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 38.982                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.495       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.487       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                             ; 39.056                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.495       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.561       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                      ; 198.569                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.493       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.076       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                       ; 198.730                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.504       ;
;  nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.226       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 9.558  ; 0.118 ; 14.209   ; 0.481   ; 9.250               ;
;  CLOCK2_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                           ; 9.558  ; 0.118 ; 14.209   ; 0.750   ; 9.250               ;
;  PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 36.750 ; 0.175 ; N/A      ; N/A     ; 19.623              ;
;  altera_reserved_tck                                ; 45.776 ; 0.175 ; 47.497   ; 0.481   ; 49.438              ;
; Design-wide TNS                                     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -1.001 ; -0.454 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.064 ; -0.517 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.064 ; -0.517 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.100 ; -0.553 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.100 ; -0.553 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.090 ; -0.543 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.080 ; -0.533 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.070 ; -0.523 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.090 ; -0.543 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.047 ; -0.500 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.059 ; -0.512 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.039 ; -0.492 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.073 ; -0.526 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.045 ; -0.498 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.065 ; -0.518 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.069 ; -0.522 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.040 ; -0.493 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.053 ; -0.506 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.063 ; -0.516 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.055 ; -0.508 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.055 ; -0.508 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.096 ; -0.549 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.076 ; -0.529 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.039 ; -0.492 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.008 ; -0.461 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.037 ; -0.490 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.006 ; -0.459 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.005 ; -0.458 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.011 ; -0.464 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.011 ; -0.464 ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.001 ; -0.454 ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; 6.775  ; 7.267  ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; 2.946  ; 3.583  ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.946  ; 3.583  ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; 4.051  ; 4.612  ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; 2.871  ; 3.351  ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; 3.316  ; 3.819  ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; 2.992  ; 3.484  ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; 4.051  ; 4.612  ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; 2.906  ; 3.387  ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; 3.022  ; 3.473  ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; 3.484  ; 4.002  ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; 3.126  ; 3.624  ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; 7.943  ; 8.458  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.943  ; 8.458  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.811  ; 1.915  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 5.514  ; 5.601  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.196  ; 2.017  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.195  ; 2.016  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.196  ; 2.017  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.186  ; 2.007  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.176  ; 1.997  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.166  ; 1.987  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.185  ; 2.006  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.158  ; 1.979  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.141  ; 1.962  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.153  ; 1.974  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.133  ; 1.954  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.168  ; 1.989  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.139  ; 1.960  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.159  ; 1.980  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.165  ; 1.986  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.134  ; 1.955  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.157  ; 1.978  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.147  ; 1.968  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.157  ; 1.978  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.149  ; 1.970  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.149  ; 1.970  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.192  ; 2.013  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.172  ; 1.993  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.133  ; 1.954  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.104  ; 1.925  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.131  ; 1.952  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.102  ; 1.923  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.100  ; 1.921  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.105  ; 1.926  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.105  ; 1.926  ; Rise       ; CLOCK_50                                           ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.095  ; 1.916  ; Rise       ; CLOCK_50                                           ;
; SD_CMD              ; CLOCK_50            ; -0.887 ; -1.731 ; Rise       ; CLOCK_50                                           ;
; SD_DAT[*]           ; CLOCK_50            ; -1.249 ; -2.164 ; Rise       ; CLOCK_50                                           ;
;  SD_DAT[0]          ; CLOCK_50            ; -1.249 ; -2.164 ; Rise       ; CLOCK_50                                           ;
; SW[*]               ; CLOCK_50            ; -1.263 ; -1.967 ; Rise       ; CLOCK_50                                           ;
;  SW[0]              ; CLOCK_50            ; -1.263 ; -1.967 ; Rise       ; CLOCK_50                                           ;
;  SW[1]              ; CLOCK_50            ; -1.471 ; -2.191 ; Rise       ; CLOCK_50                                           ;
;  SW[2]              ; CLOCK_50            ; -1.310 ; -2.009 ; Rise       ; CLOCK_50                                           ;
;  SW[3]              ; CLOCK_50            ; -1.864 ; -2.652 ; Rise       ; CLOCK_50                                           ;
;  SW[4]              ; CLOCK_50            ; -1.300 ; -2.004 ; Rise       ; CLOCK_50                                           ;
;  SW[5]              ; CLOCK_50            ; -1.337 ; -2.058 ; Rise       ; CLOCK_50                                           ;
;  SW[6]              ; CLOCK_50            ; -1.562 ; -2.304 ; Rise       ; CLOCK_50                                           ;
;  SW[7]              ; CLOCK_50            ; -1.397 ; -2.136 ; Rise       ; CLOCK_50                                           ;
; KEY[*]              ; CLOCK_50            ; -3.297 ; -4.065 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.297 ; -4.065 ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.057  ; 0.973  ; Rise       ; altera_reserved_tck                                ;
; altera_reserved_tms ; altera_reserved_tck ; 0.503  ; 0.277  ; Rise       ; altera_reserved_tck                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 8.459  ; 8.028  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.436  ; 6.317  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 6.448  ; 6.329  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 6.414  ; 6.295  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.414  ; 6.295  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 6.381  ; 6.262  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.382  ; 6.263  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 6.381  ; 6.262  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.367  ; 6.248  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 6.369  ; 6.250  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 6.410  ; 6.291  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 8.459  ; 8.028  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.359  ; 6.240  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 6.412  ; 6.293  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 6.412  ; 6.293  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 6.392  ; 6.273  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 6.432  ; 6.313  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 6.402  ; 6.283  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 8.467  ; 8.036  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.361  ; 6.242  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.362  ; 6.243  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.372  ; 6.253  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.382  ; 6.263  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.392  ; 6.273  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.371  ; 6.252  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.384  ; 6.265  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.367  ; 6.248  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.359  ; 6.240  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.379  ; 6.260  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.374  ; 6.255  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.385  ; 6.266  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.365  ; 6.246  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.391  ; 6.272  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.380  ; 6.261  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 8.467  ; 8.036  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.373  ; 6.254  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.363  ; 6.244  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.375  ; 6.256  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 6.375  ; 6.256  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.358  ; 6.239  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.378  ; 6.259  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.379  ; 6.260  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.450  ; 6.331  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.377  ; 6.258  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.448  ; 6.329  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.446  ; 6.327  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.411  ; 6.292  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.411  ; 6.292  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.421  ; 6.302  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.369  ; 6.250  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.401  ; 6.282  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.396  ; 6.277  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 6.377  ; 6.258  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.440  ; 6.321  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 6.440  ; 6.321  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 13.414 ; 13.409 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 9.615  ; 9.665  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 9.585  ; 9.617  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 10.872 ; 11.020 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 13.414 ; 13.409 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 9.419  ; 9.501  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 11.189 ; 10.886 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 12.450 ; 12.124 ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 10.408 ; 10.236 ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 10.730 ; 10.649 ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 8.942  ; 9.100  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 10.006 ; 10.034 ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 10.006 ; 10.034 ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -0.040 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.262 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 9.804  ; 9.528  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 8.140  ; 8.040  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 7.766  ; 7.627  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 7.933  ; 7.864  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 7.792  ; 7.718  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 9.145  ; 8.956  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 7.615  ; 7.515  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 9.804  ; 9.528  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 8.017  ; 7.878  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 3.093  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 8.683  ; 8.623  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 7.761  ; 7.652  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 7.773  ; 7.664  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 7.830  ; 7.720  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 8.683  ; 8.623  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 8.363  ; 8.216  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 7.226  ; 7.144  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 7.846  ; 7.727  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 8.017  ; 7.878  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 5.639  ; 5.434  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 9.060  ; 8.861  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 9.060  ; 8.861  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 8.761  ; 8.645  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 8.482  ; 8.369  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 8.438  ; 8.347  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 7.780  ; 7.664  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 8.086  ; 7.914  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 7.759  ; 7.651  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 7.904  ; 7.838  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 6.935  ; 6.773  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.864  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.179 ; 15.007 ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.388  ; 3.323  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.465  ; 3.400  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.476  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.443  ; 3.378  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.443  ; 3.378  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.429  ; 3.364  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.397  ; 3.332  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.399  ; 3.334  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.439  ; 3.374  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.918  ; 4.614  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.388  ; 3.323  ; Rise       ; CLOCK_50                                                             ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.461  ; 3.396  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CS_N           ; CLOCK_50            ; 3.431  ; 3.366  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.386  ; 3.321  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.414  ; 3.349  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.414  ; 3.349  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.390  ; 3.325  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.390  ; 3.325  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.400  ; 3.335  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.420  ; 3.355  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.400  ; 3.335  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.413  ; 3.348  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.397  ; 3.332  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.389  ; 3.324  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.403  ; 3.338  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.415  ; 3.350  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.395  ; 3.330  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.419  ; 3.354  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.410  ; 3.345  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.927  ; 4.623  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.403  ; 3.338  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.393  ; 3.328  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.405  ; 3.340  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.405  ; 3.340  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.386  ; 3.321  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.406  ; 3.341  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.409  ; 3.344  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.478  ; 3.413  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.407  ; 3.342  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.476  ; 3.411  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.475  ; 3.410  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.441  ; 3.376  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.451  ; 3.386  ; Rise       ; CLOCK_50                                                             ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.398  ; 3.333  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.398  ; 3.333  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.429  ; 3.364  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.423  ; 3.358  ; Rise       ; CLOCK_50                                                             ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.407  ; 3.342  ; Rise       ; CLOCK_50                                                             ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.469  ; 3.404  ; Rise       ; CLOCK_50                                                             ;
; DRAM_WE_N           ; CLOCK_50            ; 3.469  ; 3.404  ; Rise       ; CLOCK_50                                                             ;
; LEDG[*]             ; CLOCK_50            ; 4.721  ; 4.956  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[0]            ; CLOCK_50            ; 4.832  ; 5.074  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[1]            ; CLOCK_50            ; 4.783  ; 5.015  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[2]            ; CLOCK_50            ; 5.437  ; 5.774  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[3]            ; CLOCK_50            ; 6.687  ; 7.186  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[4]            ; CLOCK_50            ; 4.721  ; 4.956  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[5]            ; CLOCK_50            ; 5.472  ; 5.709  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[6]            ; CLOCK_50            ; 6.085  ; 6.379  ; Rise       ; CLOCK_50                                                             ;
;  LEDG[7]            ; CLOCK_50            ; 5.136  ; 5.354  ; Rise       ; CLOCK_50                                                             ;
; SD_CLK              ; CLOCK_50            ; 5.244  ; 5.455  ; Rise       ; CLOCK_50                                                             ;
; SD_CMD              ; CLOCK_50            ; 4.710  ; 4.595  ; Rise       ; CLOCK_50                                                             ;
; SD_DAT[*]           ; CLOCK_50            ; 5.300  ; 5.113  ; Rise       ; CLOCK_50                                                             ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.300  ; 5.113  ; Rise       ; CLOCK_50                                                             ;
; DRAM_CLK            ; CLOCK_50            ; -1.746 ;        ; Rise       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.811 ; Fall       ; NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[0]           ; CLOCK_50            ; 2.514  ; 2.583  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[1]           ; CLOCK_50            ; 2.343  ; 2.381  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[2]           ; CLOCK_50            ; 2.449  ; 2.515  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[3]           ; CLOCK_50            ; 2.168  ; 2.188  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[4]           ; CLOCK_50            ; 2.636  ; 2.696  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[5]           ; CLOCK_50            ; 2.269  ; 2.300  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[6]           ; CLOCK_50            ; 2.931  ; 3.008  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_B[7]           ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ; 1.346  ;        ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_G[*]            ; CLOCK_50            ; 2.057  ; 2.055  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[0]           ; CLOCK_50            ; 2.327  ; 2.369  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[1]           ; CLOCK_50            ; 2.348  ; 2.400  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[2]           ; CLOCK_50            ; 2.397  ; 2.445  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[3]           ; CLOCK_50            ; 2.590  ; 2.677  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[4]           ; CLOCK_50            ; 2.291  ; 2.317  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[5]           ; CLOCK_50            ; 2.075  ; 2.086  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[6]           ; CLOCK_50            ; 2.057  ; 2.055  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_G[7]           ; CLOCK_50            ; 2.133  ; 2.141  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_HS              ; CLOCK_50            ; 2.297  ; 2.315  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_R[*]            ; CLOCK_50            ; 2.333  ; 2.367  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[0]           ; CLOCK_50            ; 2.834  ; 2.919  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[1]           ; CLOCK_50            ; 2.692  ; 2.778  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[2]           ; CLOCK_50            ; 2.559  ; 2.632  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[3]           ; CLOCK_50            ; 2.695  ; 2.792  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[4]           ; CLOCK_50            ; 2.385  ; 2.423  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[5]           ; CLOCK_50            ; 2.333  ; 2.367  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[6]           ; CLOCK_50            ; 2.377  ; 2.409  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
;  VGA_R[7]           ; CLOCK_50            ; 2.464  ; 2.530  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_VS              ; CLOCK_50            ; 2.296  ; 2.317  ; Rise       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; VGA_CLK             ; CLOCK_50            ;        ; 1.272  ; Fall       ; PCLOCK|altpll_component|auto_generated|pll1|clk[0]                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.609  ; 7.319  ; Fall       ; altera_reserved_tck                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00932 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00932 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50                                           ; altera_reserved_tck                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                ; CLOCK_50                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                           ; CLOCK_50                                           ; 135571     ; 0          ; 0        ; 0        ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 301        ; 0          ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50                                           ; altera_reserved_tck                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                ; CLOCK_50                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                           ; CLOCK_50                                           ; 135571     ; 0          ; 0        ; 0        ;
; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; PCLOCK|altpll_component|auto_generated|pll1|clk[0] ; 301        ; 0          ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1609     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1609     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 289   ; 289  ;
; Unconstrained Output Ports      ; 109   ; 109  ;
; Unconstrained Output Port Paths ; 523   ; 523  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Aug 25 16:44:49 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cpu_0.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {NIOS|the_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PCLOCK|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PCLOCK|altpll_component|auto_generated|pll1|clk[0]} {PCLOCK|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.558         0.000 CLOCK_50 
    Info (332119):    36.750         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.776         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.324         0.000 CLOCK_50 
    Info (332119):     0.393         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.393         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.209         0.000 CLOCK_50 
    Info (332119):    47.497         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.983         0.000 altera_reserved_tck 
    Info (332119):     1.579         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.649         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.623         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.753         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.916 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.474         0.000 CLOCK_50 
    Info (332119):    37.041         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.059         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.328         0.000 CLOCK_50 
    Info (332119):     0.345         0.000 altera_reserved_tck 
    Info (332119):     0.346         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.702         0.000 CLOCK_50 
    Info (332119):    47.730         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.887         0.000 altera_reserved_tck 
    Info (332119):     1.431         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.639
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.639         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.632         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.750         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.124 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.610         0.000 CLOCK_50 
    Info (332119):    38.451         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.115         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.118         0.000 CLOCK_50 
    Info (332119):     0.175         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.909         0.000 CLOCK_50 
    Info (332119):    49.019         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.481         0.000 altera_reserved_tck 
    Info (332119):     0.750         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.250         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.733         0.000 PCLOCK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.438         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.982 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 521 megabytes
    Info: Processing ended: Mon Aug 25 16:45:09 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:23


