{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.15,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 0.5,
        "copper_text_size_v": 0.5,
        "copper_text_thickness": 0.09999999999999999,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.27,
          "width": 0.82
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.5,
        "silk_text_size_v": 0.5,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "clearance|25625000|68550000|e156d3e6-8402-4560-ba7a-cba459f8ada7|f0d4f2d5-ebc4-472c-9ad0-46e60ab32a6a",
        "clearance|25875000|68800000|ac44fae2-b607-4bfd-a343-7c63ca77f204|f0d4f2d5-ebc4-472c-9ad0-46e60ab32a6a",
        "clearance|25875000|70200000|0d99b071-cc38-430a-b91b-642888eaf364|f0d4f2d5-ebc4-472c-9ad0-46e60ab32a6a",
        "clearance|25875000|70650000|8c999ec3-f4ed-4412-b74d-4b11eaeaeea1|f0d4f2d5-ebc4-472c-9ad0-46e60ab32a6a",
        "clearance|37725000|58475000|ec8c1764-9883-4391-84da-0cbf42114604|ad5fddb0-858c-49f5-8e62-1fecd94700e4",
        "courtyards_overlap|68143001|49684001|00000000-0000-0000-0000-00005bfb5b8d|00000000-0000-0000-0000-00005c951b72"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "ignore",
        "courtyards_overlap": "ignore",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "ignore",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09999999999999999,
        "min_copper_edge_clearance": 0.5,
        "min_hole_clearance": 0.09999999999999999,
        "min_hole_to_hole": 0.19999999999999998,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.11499999999999999,
        "min_via_diameter": 0.3,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.2,
        0.254,
        0.5,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "nano.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "DDR Diff 100ohm",
        "nets": [
          "/DDR/CK+",
          "/DDR/CK-",
          "/DDR/DQSL+",
          "/DDR/DQSL-",
          "/DDR/DQSU+",
          "/DDR/DQSU-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "DDR Single 50ohm",
        "nets": [
          "/DDR/A0",
          "/DDR/A1",
          "/DDR/A10",
          "/DDR/A11",
          "/DDR/A12",
          "/DDR/A13",
          "/DDR/A14",
          "/DDR/A15",
          "/DDR/A2",
          "/DDR/A3",
          "/DDR/A4",
          "/DDR/A5",
          "/DDR/A6",
          "/DDR/A7",
          "/DDR/A8",
          "/DDR/A9",
          "/DDR/BA0",
          "/DDR/BA1",
          "/DDR/BA2",
          "/DDR/CAS#",
          "/DDR/CKE0",
          "/DDR/CKE1",
          "/DDR/CS0#",
          "/DDR/CS1#",
          "/DDR/DML",
          "/DDR/DMU",
          "/DDR/DQL0",
          "/DDR/DQL1",
          "/DDR/DQL2",
          "/DDR/DQL3",
          "/DDR/DQL4",
          "/DDR/DQL5",
          "/DDR/DQL6",
          "/DDR/DQL7",
          "/DDR/DQU0",
          "/DDR/DQU1",
          "/DDR/DQU2",
          "/DDR/DQU3",
          "/DDR/DQU4",
          "/DDR/DQU5",
          "/DDR/DQU6",
          "/DDR/DQU7",
          "/DDR/ODT0",
          "/DDR/ODT1",
          "/DDR/RAS#",
          "/DDR/RESET#",
          "/DDR/WE#",
          "/DDR/ZQ",
          "/DDR/ZQ1",
          "/DDR/ZQPAD"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "EARTH",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "POWER",
        "nets": [
          "/Clock_and_Control/VDDA_ADC",
          "/IMX_Peripherals_2/VDDUSB_CAP",
          "/IMX_Power_Pins/VDD_SNVS_CAP",
          "/PMIC PF1550/SW1LX",
          "/PMIC PF1550/SW1OUT",
          "/PMIC PF1550/SW2LX",
          "/PMIC PF1550/SW2OUT",
          "/PMIC PF1550/SW3LX",
          "/PMIC PF1550/SW3OUT",
          "/PMIC PF1550/VCORE",
          "/PMIC PF1550/VDDOTP",
          "/PMIC PF1550/VDIG",
          "5V",
          "BATT_THM",
          "DCDC_3V3",
          "DRAM_1V35",
          "GND",
          "LICELL",
          "NVCC_CSI",
          "NVCC_PLL_OUT",
          "NVCC_SD",
          "OTG_VBUS",
          "VBATT",
          "VDD_ARM_CAP",
          "VDD_HIGH_CAP",
          "VDD_HIGH_IN",
          "VDD_SNVS",
          "VDD_SOC_CAP",
          "VDD_SOC_IN",
          "VREFDDR",
          "VSYS"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "SDIO",
        "nets": [
          "SD1_CLK",
          "SD1_CMD",
          "SD1_D0",
          "SD1_D1",
          "SD1_D2",
          "SD1_D3",
          "SDHC_CLK",
          "SDHC_CMD",
          "SDHC_DATA0",
          "SDHC_DATA1",
          "SDHC_DATA2",
          "SDHC_DATA3",
          "SDHC_DATA4",
          "SDHC_DATA5",
          "SDHC_DATA6",
          "SDHC_DATA7"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1016,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.16,
        "microvia_drill": 0.127,
        "name": "USB",
        "nets": [
          "HUB_D+",
          "HUB_D-",
          "OTG_D+",
          "OTG_D-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "nano.net",
      "specctra_dsn": "",
      "step": "nano.step",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "8bd46048-cab7-4adf-af9a-bc2710c1894c",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005b5052a9",
      "DDR"
    ],
    [
      "00000000-0000-0000-0000-00005b50612c",
      "IMX_Power_Pins"
    ],
    [
      "00000000-0000-0000-0000-00005bb88783",
      "Clock_and_Control"
    ],
    [
      "00000000-0000-0000-0000-00005b4b8a5a",
      "IMX_Peripherals_1"
    ],
    [
      "141956c8-2001-4c91-8f01-5b3cb0282cc3",
      "WIFI_BT"
    ],
    [
      "00000000-0000-0000-0000-00005b4dd725",
      "IMX_Peripherals_2"
    ],
    [
      "00000000-0000-0000-0000-00005b657534",
      "PMIC PF1550"
    ]
  ],
  "text_variables": {}
}
