$date
	Thu Oct 31 23:18:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ShiftRegTestBench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clock $end
$var reg 1 # en $end
$var reg 1 $ in $end
$scope module mod $end
$var wire 1 " clock $end
$var wire 1 # en $end
$var wire 1 $ in $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 %
x$
x#
0"
b1010 !
$end
#1
0#
0$
#2
1"
#4
0"
#5
1#
1$
#6
b1101 !
b1101 %
1"
#8
0"
#9
0#
#10
1"
#12
0"
#13
1#
0$
#14
b110 !
b110 %
1"
#16
0"
#18
b11 !
b11 %
1"
