ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPIM_1_IntClock.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPIM_1_IntClock_Start,"ax",%progbits
  18              		.align	2
  19              		.global	SPIM_1_IntClock_Start
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPIM_1_IntClock_Start, %function
  23              	SPIM_1_IntClock_Start:
  24              	.LFB0:
  25              		.file 1 "Generated_Source\\PSoC4\\SPIM_1_IntClock.c"
   1:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * File Name: SPIM_1_IntClock.c
   3:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Version 2.20
   4:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
   5:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Description:
   6:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
   8:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Note:
   9:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  12:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
  13:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  19:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #include "SPIM_1_IntClock.h"
  21:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  22:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  24:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_StartEx
  26:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
  27:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  28:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
  29:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  31:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
  32:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 2


  33:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *    clock is started.
  34:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  35:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
  36:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
  37:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  38:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/SPIM_1_IntClock.c **** void SPIM_1_IntClock_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
  41:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     while((SPIM_1_IntClock_CMD_REG & SPIM_1_IntClock_CMD_ENABLE_MASK) != 0u)
  43:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     {
  44:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     }
  45:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
  46:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     SPIM_1_IntClock_CMD_REG =
  48:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         ((uint32)SPIM_1_IntClock__DIV_ID << SPIM_1_IntClock_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         (alignClkDiv << SPIM_1_IntClock_CMD_PA_DIV_SHIFT) |
  50:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         (uint32)SPIM_1_IntClock_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
  52:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  53:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #else
  54:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  55:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_Start
  57:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
  58:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  59:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
  60:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  62:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
  63:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
  64:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  65:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
  66:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
  67:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  68:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  70:Generated_Source\PSoC4/SPIM_1_IntClock.c **** void SPIM_1_IntClock_Start(void)
  71:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
  26              		.loc 1 71 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 00AF     		add	r7, sp, #0
  33              		.cfi_def_cfa_register 7
  72:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     SPIM_1_IntClock_ENABLE_REG |= SPIM_1_IntClock__ENABLE_MASK;
  34              		.loc 1 73 0
  35 0004 044B     		ldr	r3, .L2
  36 0006 044A     		ldr	r2, .L2
  37 0008 1268     		ldr	r2, [r2]
  38 000a 8021     		mov	r1, #128
  39 000c 0906     		lsl	r1, r1, #24
  40 000e 0A43     		orr	r2, r1
  41 0010 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 3


  74:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
  42              		.loc 1 74 0
  43 0012 BD46     		mov	sp, r7
  44              		@ sp needed
  45 0014 80BD     		pop	{r7, pc}
  46              	.L3:
  47 0016 C046     		.align	2
  48              	.L2:
  49 0018 00000240 		.word	1073872896
  50              		.cfi_endproc
  51              	.LFE0:
  52              		.size	SPIM_1_IntClock_Start, .-SPIM_1_IntClock_Start
  53              		.section	.text.SPIM_1_IntClock_Stop,"ax",%progbits
  54              		.align	2
  55              		.global	SPIM_1_IntClock_Stop
  56              		.code	16
  57              		.thumb_func
  58              		.type	SPIM_1_IntClock_Stop, %function
  59              	SPIM_1_IntClock_Stop:
  60              	.LFB1:
  75:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  76:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  78:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  79:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_Stop
  81:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
  82:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  83:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
  84:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  disabled.
  87:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  88:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
  89:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
  90:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  91:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
  92:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
  93:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
  94:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/SPIM_1_IntClock.c **** void SPIM_1_IntClock_Stop(void)
  96:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
  61              		.loc 1 96 0
  62              		.cfi_startproc
  63 0000 80B5     		push	{r7, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 7, -8
  66              		.cfi_offset 14, -4
  67 0002 00AF     		add	r7, sp, #0
  68              		.cfi_def_cfa_register 7
  97:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
  99:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     while((SPIM_1_IntClock_CMD_REG & SPIM_1_IntClock_CMD_ENABLE_MASK) != 0u)
 101:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     {
 102:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     }
 103:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 4


 104:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     SPIM_1_IntClock_CMD_REG =
 106:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         ((uint32)SPIM_1_IntClock__DIV_ID << SPIM_1_IntClock_CMD_DIV_SHIFT)|
 107:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         ((uint32)SPIM_1_IntClock_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 109:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #else
 110:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 111:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     SPIM_1_IntClock_ENABLE_REG &= (uint32)(~SPIM_1_IntClock__ENABLE_MASK);
  69              		.loc 1 112 0
  70 0004 034B     		ldr	r3, .L5
  71 0006 034A     		ldr	r2, .L5
  72 0008 1268     		ldr	r2, [r2]
  73 000a 5200     		lsl	r2, r2, #1
  74 000c 5208     		lsr	r2, r2, #1
  75 000e 1A60     		str	r2, [r3]
 113:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
 114:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
  76              		.loc 1 115 0
  77 0010 BD46     		mov	sp, r7
  78              		@ sp needed
  79 0012 80BD     		pop	{r7, pc}
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0014 00000240 		.word	1073872896
  84              		.cfi_endproc
  85              	.LFE1:
  86              		.size	SPIM_1_IntClock_Stop, .-SPIM_1_IntClock_Stop
  87              		.section	.text.SPIM_1_IntClock_SetFractionalDividerRegister,"ax",%progbits
  88              		.align	2
  89              		.global	SPIM_1_IntClock_SetFractionalDividerRegister
  90              		.code	16
  91              		.thumb_func
  92              		.type	SPIM_1_IntClock_SetFractionalDividerRegister, %function
  93              	SPIM_1_IntClock_SetFractionalDividerRegister:
  94              	.LFB2:
 116:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 117:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 118:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
 121:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 122:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
 123:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 125:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
 126:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
 131:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
 132:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 133:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
 134:Generated_Source\PSoC4/SPIM_1_IntClock.c **** void SPIM_1_IntClock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 5


 135:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
  95              		.loc 1 135 0
  96              		.cfi_startproc
  97 0000 80B5     		push	{r7, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 7, -8
 100              		.cfi_offset 14, -4
 101 0002 84B0     		sub	sp, sp, #16
 102              		.cfi_def_cfa_offset 24
 103 0004 00AF     		add	r7, sp, #0
 104              		.cfi_def_cfa_register 7
 105 0006 021C     		mov	r2, r0
 106 0008 BB1D     		add	r3, r7, #6
 107 000a 1A80     		strh	r2, [r3]
 108 000c 7B1D     		add	r3, r7, #5
 109 000e 0A1C     		add	r2, r1, #0
 110 0010 1A70     		strb	r2, [r3]
 136:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
 139:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #if defined (SPIM_1_IntClock__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
 141:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     maskVal = SPIM_1_IntClock_DIV_REG & 
 143:Generated_Source\PSoC4/SPIM_1_IntClock.c ****                     (uint32)(~(uint32)(SPIM_1_IntClock_DIV_INT_MASK | SPIM_1_IntClock_DIV_FRAC_MASK
 144:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     regVal = maskVal |
 146:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         ((uint32)((uint32)clkDivider <<  SPIM_1_IntClock_DIV_INT_SHIFT) & SPIM_1_IntClock_DIV_INT_M
 147:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         ((uint32)((uint32)clkFractional << SPIM_1_IntClock_DIV_FRAC_SHIFT) & SPIM_1_IntClock_DIV_FR
 148:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
 149:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #else
 150:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     maskVal = SPIM_1_IntClock_DIV_REG & (uint32)(~(uint32)SPIM_1_IntClock__DIVIDER_MASK);
 111              		.loc 1 151 0
 112 0012 084B     		ldr	r3, .L8
 113 0014 1B68     		ldr	r3, [r3]
 114 0016 1B0C     		lsr	r3, r3, #16
 115 0018 1B04     		lsl	r3, r3, #16
 116 001a FB60     		str	r3, [r7, #12]
 152:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     regVal = clkDivider | maskVal;
 117              		.loc 1 153 0
 118 001c BB1D     		add	r3, r7, #6
 119 001e 1A88     		ldrh	r2, [r3]
 120 0020 FB68     		ldr	r3, [r7, #12]
 121 0022 1343     		orr	r3, r2
 122 0024 BB60     		str	r3, [r7, #8]
 154:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     
 155:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #endif /* SPIM_1_IntClock__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 157:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     SPIM_1_IntClock_DIV_REG = regVal;
 123              		.loc 1 157 0
 124 0026 034B     		ldr	r3, .L8
 125 0028 BA68     		ldr	r2, [r7, #8]
 126 002a 1A60     		str	r2, [r3]
 158:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
 127              		.loc 1 158 0
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 6


 128 002c BD46     		mov	sp, r7
 129 002e 04B0     		add	sp, sp, #16
 130              		@ sp needed
 131 0030 80BD     		pop	{r7, pc}
 132              	.L9:
 133 0032 C046     		.align	2
 134              	.L8:
 135 0034 00000240 		.word	1073872896
 136              		.cfi_endproc
 137              	.LFE2:
 138              		.size	SPIM_1_IntClock_SetFractionalDividerRegister, .-SPIM_1_IntClock_SetFractionalDividerRegister
 139              		.section	.text.SPIM_1_IntClock_GetDividerRegister,"ax",%progbits
 140              		.align	2
 141              		.global	SPIM_1_IntClock_GetDividerRegister
 142              		.code	16
 143              		.thumb_func
 144              		.type	SPIM_1_IntClock_GetDividerRegister, %function
 145              	SPIM_1_IntClock_GetDividerRegister:
 146              	.LFB3:
 159:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 160:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 161:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
 162:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_GetDividerRegister
 163:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
 164:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 165:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
 166:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 168:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
 169:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
 170:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 171:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
 172:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 175:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/SPIM_1_IntClock.c **** uint16 SPIM_1_IntClock_GetDividerRegister(void)
 177:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
 147              		.loc 1 177 0
 148              		.cfi_startproc
 149 0000 80B5     		push	{r7, lr}
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 7, -8
 152              		.cfi_offset 14, -4
 153 0002 00AF     		add	r7, sp, #0
 154              		.cfi_def_cfa_register 7
 178:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     return (uint16)((SPIM_1_IntClock_DIV_REG & SPIM_1_IntClock_DIV_INT_MASK)
 155              		.loc 1 178 0
 156 0004 024B     		ldr	r3, .L12
 157 0006 1B68     		ldr	r3, [r3]
 158 0008 9BB2     		uxth	r3, r3
 179:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         >> SPIM_1_IntClock_DIV_INT_SHIFT);
 180:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
 159              		.loc 1 180 0
 160 000a 181C     		mov	r0, r3
 161 000c BD46     		mov	sp, r7
 162              		@ sp needed
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 7


 163 000e 80BD     		pop	{r7, pc}
 164              	.L13:
 165              		.align	2
 166              	.L12:
 167 0010 00000240 		.word	1073872896
 168              		.cfi_endproc
 169              	.LFE3:
 170              		.size	SPIM_1_IntClock_GetDividerRegister, .-SPIM_1_IntClock_GetDividerRegister
 171              		.section	.text.SPIM_1_IntClock_GetFractionalDividerRegister,"ax",%progbits
 172              		.align	2
 173              		.global	SPIM_1_IntClock_GetFractionalDividerRegister
 174              		.code	16
 175              		.thumb_func
 176              		.type	SPIM_1_IntClock_GetFractionalDividerRegister, %function
 177              	SPIM_1_IntClock_GetFractionalDividerRegister:
 178              	.LFB4:
 181:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 182:Generated_Source\PSoC4/SPIM_1_IntClock.c **** 
 183:Generated_Source\PSoC4/SPIM_1_IntClock.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Function Name: SPIM_1_IntClock_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/SPIM_1_IntClock.c **** ********************************************************************************
 186:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 187:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Summary:
 188:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 190:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Parameters:
 191:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  None
 192:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 193:Generated_Source\PSoC4/SPIM_1_IntClock.c **** * Returns:
 194:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *
 197:Generated_Source\PSoC4/SPIM_1_IntClock.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/SPIM_1_IntClock.c **** uint8 SPIM_1_IntClock_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/SPIM_1_IntClock.c **** {
 179              		.loc 1 199 0
 180              		.cfi_startproc
 181 0000 80B5     		push	{r7, lr}
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 7, -8
 184              		.cfi_offset 14, -4
 185 0002 00AF     		add	r7, sp, #0
 186              		.cfi_def_cfa_register 7
 200:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #if defined (SPIM_1_IntClock__FRAC_MASK)
 201:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     return (uint8)((SPIM_1_IntClock_DIV_REG & SPIM_1_IntClock_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/SPIM_1_IntClock.c ****         >> SPIM_1_IntClock_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #else
 205:Generated_Source\PSoC4/SPIM_1_IntClock.c ****     return 0u;
 187              		.loc 1 205 0
 188 0004 0023     		mov	r3, #0
 206:Generated_Source\PSoC4/SPIM_1_IntClock.c **** #endif /* SPIM_1_IntClock__FRAC_MASK */
 207:Generated_Source\PSoC4/SPIM_1_IntClock.c **** }
 189              		.loc 1 207 0
 190 0006 181C     		mov	r0, r3
 191 0008 BD46     		mov	sp, r7
 192              		@ sp needed
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 8


 193 000a 80BD     		pop	{r7, pc}
 194              		.cfi_endproc
 195              	.LFE4:
 196              		.size	SPIM_1_IntClock_GetFractionalDividerRegister, .-SPIM_1_IntClock_GetFractionalDividerRegister
 197              		.text
 198              	.Letext0:
 199              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 200              		.section	.debug_info,"",%progbits
 201              	.Ldebug_info0:
 202 0000 4C010000 		.4byte	0x14c
 203 0004 0400     		.2byte	0x4
 204 0006 00000000 		.4byte	.Ldebug_abbrev0
 205 000a 04       		.byte	0x4
 206 000b 01       		.uleb128 0x1
 207 000c F3000000 		.4byte	.LASF24
 208 0010 01       		.byte	0x1
 209 0011 0E020000 		.4byte	.LASF25
 210 0015 88010000 		.4byte	.LASF26
 211 0019 00000000 		.4byte	.Ldebug_ranges0+0
 212 001d 00000000 		.4byte	0
 213 0021 00000000 		.4byte	.Ldebug_line0
 214 0025 02       		.uleb128 0x2
 215 0026 01       		.byte	0x1
 216 0027 06       		.byte	0x6
 217 0028 86020000 		.4byte	.LASF0
 218 002c 02       		.uleb128 0x2
 219 002d 01       		.byte	0x1
 220 002e 08       		.byte	0x8
 221 002f 6E000000 		.4byte	.LASF1
 222 0033 02       		.uleb128 0x2
 223 0034 02       		.byte	0x2
 224 0035 05       		.byte	0x5
 225 0036 6D020000 		.4byte	.LASF2
 226 003a 02       		.uleb128 0x2
 227 003b 02       		.byte	0x2
 228 003c 07       		.byte	0x7
 229 003d B9000000 		.4byte	.LASF3
 230 0041 02       		.uleb128 0x2
 231 0042 04       		.byte	0x4
 232 0043 05       		.byte	0x5
 233 0044 7D020000 		.4byte	.LASF4
 234 0048 02       		.uleb128 0x2
 235 0049 04       		.byte	0x4
 236 004a 07       		.byte	0x7
 237 004b 91000000 		.4byte	.LASF5
 238 004f 02       		.uleb128 0x2
 239 0050 08       		.byte	0x8
 240 0051 05       		.byte	0x5
 241 0052 5A020000 		.4byte	.LASF6
 242 0056 02       		.uleb128 0x2
 243 0057 08       		.byte	0x8
 244 0058 07       		.byte	0x7
 245 0059 F7010000 		.4byte	.LASF7
 246 005d 03       		.uleb128 0x3
 247 005e 04       		.byte	0x4
 248 005f 05       		.byte	0x5
 249 0060 696E7400 		.ascii	"int\000"
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 9


 250 0064 02       		.uleb128 0x2
 251 0065 04       		.byte	0x4
 252 0066 07       		.byte	0x7
 253 0067 EA010000 		.4byte	.LASF8
 254 006b 04       		.uleb128 0x4
 255 006c 77020000 		.4byte	.LASF9
 256 0070 02       		.byte	0x2
 257 0071 B901     		.2byte	0x1b9
 258 0073 2C000000 		.4byte	0x2c
 259 0077 04       		.uleb128 0x4
 260 0078 81010000 		.4byte	.LASF10
 261 007c 02       		.byte	0x2
 262 007d BA01     		.2byte	0x1ba
 263 007f 3A000000 		.4byte	0x3a
 264 0083 04       		.uleb128 0x4
 265 0084 E3010000 		.4byte	.LASF11
 266 0088 02       		.byte	0x2
 267 0089 BB01     		.2byte	0x1bb
 268 008b 48000000 		.4byte	0x48
 269 008f 02       		.uleb128 0x2
 270 0090 04       		.byte	0x4
 271 0091 04       		.byte	0x4
 272 0092 3B000000 		.4byte	.LASF12
 273 0096 02       		.uleb128 0x2
 274 0097 08       		.byte	0x8
 275 0098 04       		.byte	0x4
 276 0099 D7000000 		.4byte	.LASF13
 277 009d 02       		.uleb128 0x2
 278 009e 01       		.byte	0x1
 279 009f 08       		.byte	0x8
 280 00a0 68020000 		.4byte	.LASF14
 281 00a4 04       		.uleb128 0x4
 282 00a5 2D000000 		.4byte	.LASF15
 283 00a9 02       		.byte	0x2
 284 00aa 6502     		.2byte	0x265
 285 00ac B0000000 		.4byte	0xb0
 286 00b0 05       		.uleb128 0x5
 287 00b1 83000000 		.4byte	0x83
 288 00b5 06       		.uleb128 0x6
 289 00b6 A3000000 		.4byte	.LASF16
 290 00ba 01       		.byte	0x1
 291 00bb 46       		.byte	0x46
 292 00bc 00000000 		.4byte	.LFB0
 293 00c0 1C000000 		.4byte	.LFE0-.LFB0
 294 00c4 01       		.uleb128 0x1
 295 00c5 9C       		.byte	0x9c
 296 00c6 06       		.uleb128 0x6
 297 00c7 7C000000 		.4byte	.LASF17
 298 00cb 01       		.byte	0x1
 299 00cc 5F       		.byte	0x5f
 300 00cd 00000000 		.4byte	.LFB1
 301 00d1 18000000 		.4byte	.LFE1-.LFB1
 302 00d5 01       		.uleb128 0x1
 303 00d6 9C       		.byte	0x9c
 304 00d7 07       		.uleb128 0x7
 305 00d8 41000000 		.4byte	.LASF27
 306 00dc 01       		.byte	0x1
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 10


 307 00dd 86       		.byte	0x86
 308 00de 00000000 		.4byte	.LFB2
 309 00e2 38000000 		.4byte	.LFE2-.LFB2
 310 00e6 01       		.uleb128 0x1
 311 00e7 9C       		.byte	0x9c
 312 00e8 25010000 		.4byte	0x125
 313 00ec 08       		.uleb128 0x8
 314 00ed CC000000 		.4byte	.LASF18
 315 00f1 01       		.byte	0x1
 316 00f2 86       		.byte	0x86
 317 00f3 77000000 		.4byte	0x77
 318 00f7 02       		.uleb128 0x2
 319 00f8 91       		.byte	0x91
 320 00f9 6E       		.sleb128 -18
 321 00fa 08       		.uleb128 0x8
 322 00fb E5000000 		.4byte	.LASF19
 323 00ff 01       		.byte	0x1
 324 0100 86       		.byte	0x86
 325 0101 6B000000 		.4byte	0x6b
 326 0105 02       		.uleb128 0x2
 327 0106 91       		.byte	0x91
 328 0107 6D       		.sleb128 -19
 329 0108 09       		.uleb128 0x9
 330 0109 33000000 		.4byte	.LASF20
 331 010d 01       		.byte	0x1
 332 010e 88       		.byte	0x88
 333 010f 83000000 		.4byte	0x83
 334 0113 02       		.uleb128 0x2
 335 0114 91       		.byte	0x91
 336 0115 74       		.sleb128 -12
 337 0116 09       		.uleb128 0x9
 338 0117 DE000000 		.4byte	.LASF21
 339 011b 01       		.byte	0x1
 340 011c 89       		.byte	0x89
 341 011d 83000000 		.4byte	0x83
 342 0121 02       		.uleb128 0x2
 343 0122 91       		.byte	0x91
 344 0123 70       		.sleb128 -16
 345 0124 00       		.byte	0
 346 0125 0A       		.uleb128 0xa
 347 0126 37020000 		.4byte	.LASF22
 348 012a 01       		.byte	0x1
 349 012b B0       		.byte	0xb0
 350 012c 77000000 		.4byte	0x77
 351 0130 00000000 		.4byte	.LFB3
 352 0134 14000000 		.4byte	.LFE3-.LFB3
 353 0138 01       		.uleb128 0x1
 354 0139 9C       		.byte	0x9c
 355 013a 0A       		.uleb128 0xa
 356 013b 00000000 		.4byte	.LASF23
 357 013f 01       		.byte	0x1
 358 0140 C6       		.byte	0xc6
 359 0141 6B000000 		.4byte	0x6b
 360 0145 00000000 		.4byte	.LFB4
 361 0149 0C000000 		.4byte	.LFE4-.LFB4
 362 014d 01       		.uleb128 0x1
 363 014e 9C       		.byte	0x9c
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 11


 364 014f 00       		.byte	0
 365              		.section	.debug_abbrev,"",%progbits
 366              	.Ldebug_abbrev0:
 367 0000 01       		.uleb128 0x1
 368 0001 11       		.uleb128 0x11
 369 0002 01       		.byte	0x1
 370 0003 25       		.uleb128 0x25
 371 0004 0E       		.uleb128 0xe
 372 0005 13       		.uleb128 0x13
 373 0006 0B       		.uleb128 0xb
 374 0007 03       		.uleb128 0x3
 375 0008 0E       		.uleb128 0xe
 376 0009 1B       		.uleb128 0x1b
 377 000a 0E       		.uleb128 0xe
 378 000b 55       		.uleb128 0x55
 379 000c 17       		.uleb128 0x17
 380 000d 11       		.uleb128 0x11
 381 000e 01       		.uleb128 0x1
 382 000f 10       		.uleb128 0x10
 383 0010 17       		.uleb128 0x17
 384 0011 00       		.byte	0
 385 0012 00       		.byte	0
 386 0013 02       		.uleb128 0x2
 387 0014 24       		.uleb128 0x24
 388 0015 00       		.byte	0
 389 0016 0B       		.uleb128 0xb
 390 0017 0B       		.uleb128 0xb
 391 0018 3E       		.uleb128 0x3e
 392 0019 0B       		.uleb128 0xb
 393 001a 03       		.uleb128 0x3
 394 001b 0E       		.uleb128 0xe
 395 001c 00       		.byte	0
 396 001d 00       		.byte	0
 397 001e 03       		.uleb128 0x3
 398 001f 24       		.uleb128 0x24
 399 0020 00       		.byte	0
 400 0021 0B       		.uleb128 0xb
 401 0022 0B       		.uleb128 0xb
 402 0023 3E       		.uleb128 0x3e
 403 0024 0B       		.uleb128 0xb
 404 0025 03       		.uleb128 0x3
 405 0026 08       		.uleb128 0x8
 406 0027 00       		.byte	0
 407 0028 00       		.byte	0
 408 0029 04       		.uleb128 0x4
 409 002a 16       		.uleb128 0x16
 410 002b 00       		.byte	0
 411 002c 03       		.uleb128 0x3
 412 002d 0E       		.uleb128 0xe
 413 002e 3A       		.uleb128 0x3a
 414 002f 0B       		.uleb128 0xb
 415 0030 3B       		.uleb128 0x3b
 416 0031 05       		.uleb128 0x5
 417 0032 49       		.uleb128 0x49
 418 0033 13       		.uleb128 0x13
 419 0034 00       		.byte	0
 420 0035 00       		.byte	0
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 12


 421 0036 05       		.uleb128 0x5
 422 0037 35       		.uleb128 0x35
 423 0038 00       		.byte	0
 424 0039 49       		.uleb128 0x49
 425 003a 13       		.uleb128 0x13
 426 003b 00       		.byte	0
 427 003c 00       		.byte	0
 428 003d 06       		.uleb128 0x6
 429 003e 2E       		.uleb128 0x2e
 430 003f 00       		.byte	0
 431 0040 3F       		.uleb128 0x3f
 432 0041 19       		.uleb128 0x19
 433 0042 03       		.uleb128 0x3
 434 0043 0E       		.uleb128 0xe
 435 0044 3A       		.uleb128 0x3a
 436 0045 0B       		.uleb128 0xb
 437 0046 3B       		.uleb128 0x3b
 438 0047 0B       		.uleb128 0xb
 439 0048 27       		.uleb128 0x27
 440 0049 19       		.uleb128 0x19
 441 004a 11       		.uleb128 0x11
 442 004b 01       		.uleb128 0x1
 443 004c 12       		.uleb128 0x12
 444 004d 06       		.uleb128 0x6
 445 004e 40       		.uleb128 0x40
 446 004f 18       		.uleb128 0x18
 447 0050 9742     		.uleb128 0x2117
 448 0052 19       		.uleb128 0x19
 449 0053 00       		.byte	0
 450 0054 00       		.byte	0
 451 0055 07       		.uleb128 0x7
 452 0056 2E       		.uleb128 0x2e
 453 0057 01       		.byte	0x1
 454 0058 3F       		.uleb128 0x3f
 455 0059 19       		.uleb128 0x19
 456 005a 03       		.uleb128 0x3
 457 005b 0E       		.uleb128 0xe
 458 005c 3A       		.uleb128 0x3a
 459 005d 0B       		.uleb128 0xb
 460 005e 3B       		.uleb128 0x3b
 461 005f 0B       		.uleb128 0xb
 462 0060 27       		.uleb128 0x27
 463 0061 19       		.uleb128 0x19
 464 0062 11       		.uleb128 0x11
 465 0063 01       		.uleb128 0x1
 466 0064 12       		.uleb128 0x12
 467 0065 06       		.uleb128 0x6
 468 0066 40       		.uleb128 0x40
 469 0067 18       		.uleb128 0x18
 470 0068 9742     		.uleb128 0x2117
 471 006a 19       		.uleb128 0x19
 472 006b 01       		.uleb128 0x1
 473 006c 13       		.uleb128 0x13
 474 006d 00       		.byte	0
 475 006e 00       		.byte	0
 476 006f 08       		.uleb128 0x8
 477 0070 05       		.uleb128 0x5
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 13


 478 0071 00       		.byte	0
 479 0072 03       		.uleb128 0x3
 480 0073 0E       		.uleb128 0xe
 481 0074 3A       		.uleb128 0x3a
 482 0075 0B       		.uleb128 0xb
 483 0076 3B       		.uleb128 0x3b
 484 0077 0B       		.uleb128 0xb
 485 0078 49       		.uleb128 0x49
 486 0079 13       		.uleb128 0x13
 487 007a 02       		.uleb128 0x2
 488 007b 18       		.uleb128 0x18
 489 007c 00       		.byte	0
 490 007d 00       		.byte	0
 491 007e 09       		.uleb128 0x9
 492 007f 34       		.uleb128 0x34
 493 0080 00       		.byte	0
 494 0081 03       		.uleb128 0x3
 495 0082 0E       		.uleb128 0xe
 496 0083 3A       		.uleb128 0x3a
 497 0084 0B       		.uleb128 0xb
 498 0085 3B       		.uleb128 0x3b
 499 0086 0B       		.uleb128 0xb
 500 0087 49       		.uleb128 0x49
 501 0088 13       		.uleb128 0x13
 502 0089 02       		.uleb128 0x2
 503 008a 18       		.uleb128 0x18
 504 008b 00       		.byte	0
 505 008c 00       		.byte	0
 506 008d 0A       		.uleb128 0xa
 507 008e 2E       		.uleb128 0x2e
 508 008f 00       		.byte	0
 509 0090 3F       		.uleb128 0x3f
 510 0091 19       		.uleb128 0x19
 511 0092 03       		.uleb128 0x3
 512 0093 0E       		.uleb128 0xe
 513 0094 3A       		.uleb128 0x3a
 514 0095 0B       		.uleb128 0xb
 515 0096 3B       		.uleb128 0x3b
 516 0097 0B       		.uleb128 0xb
 517 0098 27       		.uleb128 0x27
 518 0099 19       		.uleb128 0x19
 519 009a 49       		.uleb128 0x49
 520 009b 13       		.uleb128 0x13
 521 009c 11       		.uleb128 0x11
 522 009d 01       		.uleb128 0x1
 523 009e 12       		.uleb128 0x12
 524 009f 06       		.uleb128 0x6
 525 00a0 40       		.uleb128 0x40
 526 00a1 18       		.uleb128 0x18
 527 00a2 9742     		.uleb128 0x2117
 528 00a4 19       		.uleb128 0x19
 529 00a5 00       		.byte	0
 530 00a6 00       		.byte	0
 531 00a7 00       		.byte	0
 532              		.section	.debug_aranges,"",%progbits
 533 0000 3C000000 		.4byte	0x3c
 534 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 14


 535 0006 00000000 		.4byte	.Ldebug_info0
 536 000a 04       		.byte	0x4
 537 000b 00       		.byte	0
 538 000c 0000     		.2byte	0
 539 000e 0000     		.2byte	0
 540 0010 00000000 		.4byte	.LFB0
 541 0014 1C000000 		.4byte	.LFE0-.LFB0
 542 0018 00000000 		.4byte	.LFB1
 543 001c 18000000 		.4byte	.LFE1-.LFB1
 544 0020 00000000 		.4byte	.LFB2
 545 0024 38000000 		.4byte	.LFE2-.LFB2
 546 0028 00000000 		.4byte	.LFB3
 547 002c 14000000 		.4byte	.LFE3-.LFB3
 548 0030 00000000 		.4byte	.LFB4
 549 0034 0C000000 		.4byte	.LFE4-.LFB4
 550 0038 00000000 		.4byte	0
 551 003c 00000000 		.4byte	0
 552              		.section	.debug_ranges,"",%progbits
 553              	.Ldebug_ranges0:
 554 0000 00000000 		.4byte	.LFB0
 555 0004 1C000000 		.4byte	.LFE0
 556 0008 00000000 		.4byte	.LFB1
 557 000c 18000000 		.4byte	.LFE1
 558 0010 00000000 		.4byte	.LFB2
 559 0014 38000000 		.4byte	.LFE2
 560 0018 00000000 		.4byte	.LFB3
 561 001c 14000000 		.4byte	.LFE3
 562 0020 00000000 		.4byte	.LFB4
 563 0024 0C000000 		.4byte	.LFE4
 564 0028 00000000 		.4byte	0
 565 002c 00000000 		.4byte	0
 566              		.section	.debug_line,"",%progbits
 567              	.Ldebug_line0:
 568 0000 B2000000 		.section	.debug_str,"MS",%progbits,1
 568      02004C00 
 568      00000201 
 568      FB0E0D00 
 568      01010101 
 569              	.LASF23:
 570 0000 5350494D 		.ascii	"SPIM_1_IntClock_GetFractionalDividerRegister\000"
 570      5F315F49 
 570      6E74436C 
 570      6F636B5F 
 570      47657446 
 571              	.LASF15:
 572 002d 72656733 		.ascii	"reg32\000"
 572      3200
 573              	.LASF20:
 574 0033 6D61736B 		.ascii	"maskVal\000"
 574      56616C00 
 575              	.LASF12:
 576 003b 666C6F61 		.ascii	"float\000"
 576      7400
 577              	.LASF27:
 578 0041 5350494D 		.ascii	"SPIM_1_IntClock_SetFractionalDividerRegister\000"
 578      5F315F49 
 578      6E74436C 
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 15


 578      6F636B5F 
 578      53657446 
 579              	.LASF1:
 580 006e 756E7369 		.ascii	"unsigned char\000"
 580      676E6564 
 580      20636861 
 580      7200
 581              	.LASF17:
 582 007c 5350494D 		.ascii	"SPIM_1_IntClock_Stop\000"
 582      5F315F49 
 582      6E74436C 
 582      6F636B5F 
 582      53746F70 
 583              	.LASF5:
 584 0091 6C6F6E67 		.ascii	"long unsigned int\000"
 584      20756E73 
 584      69676E65 
 584      6420696E 
 584      7400
 585              	.LASF16:
 586 00a3 5350494D 		.ascii	"SPIM_1_IntClock_Start\000"
 586      5F315F49 
 586      6E74436C 
 586      6F636B5F 
 586      53746172 
 587              	.LASF3:
 588 00b9 73686F72 		.ascii	"short unsigned int\000"
 588      7420756E 
 588      7369676E 
 588      65642069 
 588      6E7400
 589              	.LASF18:
 590 00cc 636C6B44 		.ascii	"clkDivider\000"
 590      69766964 
 590      657200
 591              	.LASF13:
 592 00d7 646F7562 		.ascii	"double\000"
 592      6C6500
 593              	.LASF21:
 594 00de 72656756 		.ascii	"regVal\000"
 594      616C00
 595              	.LASF19:
 596 00e5 636C6B46 		.ascii	"clkFractional\000"
 596      72616374 
 596      696F6E61 
 596      6C00
 597              	.LASF24:
 598 00f3 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 598      4320342E 
 598      392E3320 
 598      32303135 
 598      30333033 
 599 0126 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 599      20726576 
 599      6973696F 
 599      6E203232 
 599      31323230 
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 16


 600 0159 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 600      66756E63 
 600      74696F6E 
 600      2D736563 
 600      74696F6E 
 601              	.LASF10:
 602 0181 75696E74 		.ascii	"uint16\000"
 602      313600
 603              	.LASF26:
 604 0188 433A5C55 		.ascii	"C:\\Users\\Joseph\\Documents\\CY8CKIT-049-42xx\\1.0"
 604      73657273 
 604      5C4A6F73 
 604      6570685C 
 604      446F6375 
 605 01b6 5C466972 		.ascii	"\\Firmware\\SCB_Bootloader\\Sunrise Clock.cydsn\000"
 605      6D776172 
 605      655C5343 
 605      425F426F 
 605      6F746C6F 
 606              	.LASF11:
 607 01e3 75696E74 		.ascii	"uint32\000"
 607      333200
 608              	.LASF8:
 609 01ea 756E7369 		.ascii	"unsigned int\000"
 609      676E6564 
 609      20696E74 
 609      00
 610              	.LASF7:
 611 01f7 6C6F6E67 		.ascii	"long long unsigned int\000"
 611      206C6F6E 
 611      6720756E 
 611      7369676E 
 611      65642069 
 612              	.LASF25:
 613 020e 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPIM_1_IntClock.c\000"
 613      72617465 
 613      645F536F 
 613      75726365 
 613      5C50536F 
 614              	.LASF22:
 615 0237 5350494D 		.ascii	"SPIM_1_IntClock_GetDividerRegister\000"
 615      5F315F49 
 615      6E74436C 
 615      6F636B5F 
 615      47657444 
 616              	.LASF6:
 617 025a 6C6F6E67 		.ascii	"long long int\000"
 617      206C6F6E 
 617      6720696E 
 617      7400
 618              	.LASF14:
 619 0268 63686172 		.ascii	"char\000"
 619      00
 620              	.LASF2:
 621 026d 73686F72 		.ascii	"short int\000"
 621      7420696E 
 621      7400
ARM GAS  C:\Users\Joseph\AppData\Local\Temp\ccrLqACY.s 			page 17


 622              	.LASF9:
 623 0277 75696E74 		.ascii	"uint8\000"
 623      3800
 624              	.LASF4:
 625 027d 6C6F6E67 		.ascii	"long int\000"
 625      20696E74 
 625      00
 626              	.LASF0:
 627 0286 7369676E 		.ascii	"signed char\000"
 627      65642063 
 627      68617200 
 628              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
