[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 361
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
n<> u<360> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<360> s<359> l<1:1>
  n<> u<359> t<Source_text> p<360> c<341> l<1:1> el<31:10>
    n<> u<341> t<Description> p<359> c<340> s<358> l<1:1> el<27:10>
      n<> u<340> t<Module_declaration> p<341> c<7> l<1:1> el<27:10>
        n<> u<7> t<Module_nonansi_header> p<340> c<2> s<27> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:12> el<1:12>
          n<> u<5> t<Parameter_port_list> p<7> s<6> l<1:12> el<2:2>
          n<> u<6> t<Port_list> p<7> l<2:2> el<3:2>
        n<> u<27> t<Module_item> p<340> c<26> s<59> l<4:1> el<4:33>
          n<> u<26> t<Non_port_module_item> p<27> c<25> l<4:1> el<4:33>
            n<> u<25> t<Module_or_generate_item> p<26> c<24> l<4:1> el<4:33>
              n<> u<24> t<Module_common_item> p<25> c<23> l<4:1> el<4:33>
                n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<4:1> el<4:33>
                  n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:1> el<4:33>
                    n<> u<21> t<Local_parameter_declaration> p<22> c<11> l<4:1> el<4:32>
                      n<> u<11> t<Data_type_or_implicit> p<21> c<10> s<20> l<4:12> el<4:24>
                        n<> u<10> t<Data_type> p<11> c<8> l<4:12> el<4:24>
                          n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<4:12> el<4:15>
                          n<> u<9> t<Signing_Unsigned> p<10> l<4:16> el<4:24>
                      n<> u<20> t<Param_assignment_list> p<21> c<19> l<4:25> el<4:32>
                        n<> u<19> t<Param_assignment> p<20> c<12> l<4:25> el<4:32>
                          n<CNT> u<12> t<STRING_CONST> p<19> s<18> l<4:25> el<4:28>
                          n<> u<18> t<Constant_param_expression> p<19> c<17> l<4:31> el<4:32>
                            n<> u<17> t<Constant_mintypmax_expression> p<18> c<16> l<4:31> el<4:32>
                              n<> u<16> t<Constant_expression> p<17> c<15> l<4:31> el<4:32>
                                n<> u<15> t<Constant_primary> p<16> c<14> l<4:31> el<4:32>
                                  n<> u<14> t<Primary_literal> p<15> c<13> l<4:31> el<4:32>
                                    n<2> u<13> t<INT_CONST> p<14> l<4:31> el<4:32>
        n<> u<59> t<Module_item> p<340> c<58> s<77> l<5:1> el<5:48>
          n<> u<58> t<Non_port_module_item> p<59> c<57> l<5:1> el<5:48>
            n<> u<57> t<Module_or_generate_item> p<58> c<56> l<5:1> el<5:48>
              n<> u<56> t<Module_common_item> p<57> c<55> l<5:1> el<5:48>
                n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<5:1> el<5:48>
                  n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<5:1> el<5:48>
                    n<> u<53> t<Local_parameter_declaration> p<54> c<31> l<5:1> el<5:47>
                      n<> u<31> t<Data_type_or_implicit> p<53> c<30> s<52> l<5:12> el<5:24>
                        n<> u<30> t<Data_type> p<31> c<28> l<5:12> el<5:24>
                          n<> u<28> t<IntegerAtomType_Int> p<30> s<29> l<5:12> el<5:15>
                          n<> u<29> t<Signing_Unsigned> p<30> l<5:16> el<5:24>
                      n<> u<52> t<Param_assignment_list> p<53> c<51> l<5:25> el<5:47>
                        n<> u<51> t<Param_assignment> p<52> c<32> l<5:25> el<5:47>
                          n<V> u<32> t<STRING_CONST> p<51> s<37> l<5:25> el<5:26>
                          n<> u<37> t<Unpacked_dimension> p<51> c<36> s<50> l<5:26> el<5:31>
                            n<> u<36> t<Constant_expression> p<37> c<35> l<5:27> el<5:30>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<5:27> el<5:30>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<5:27> el<5:30>
                                  n<CNT> u<33> t<STRING_CONST> p<34> l<5:27> el<5:30>
                          n<> u<50> t<Constant_param_expression> p<51> c<49> l<5:34> el<5:47>
                            n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<5:34> el<5:47>
                              n<> u<48> t<Constant_expression> p<49> c<47> l<5:34> el<5:47>
                                n<> u<47> t<Constant_primary> p<48> c<46> l<5:34> el<5:47>
                                  n<> u<46> t<Constant_assignment_pattern_expression> p<47> c<45> l<5:34> el<5:47>
                                    n<> u<45> t<Assignment_pattern_expression> p<46> c<44> l<5:34> el<5:47>
                                      n<> u<44> t<Assignment_pattern> p<45> c<39> l<5:34> el<5:47>
                                        n<> u<39> t<Structure_pattern_key> p<44> c<38> s<43> l<5:36> el<5:43>
                                          n<> u<38> t<Assignment_pattern_key> p<39> l<5:36> el<5:43>
                                        n<> u<43> t<Expression> p<44> c<42> l<5:45> el<5:46>
                                          n<> u<42> t<Primary> p<43> c<41> l<5:45> el<5:46>
                                            n<> u<41> t<Primary_literal> p<42> c<40> l<5:45> el<5:46>
                                              n<3> u<40> t<INT_CONST> p<41> l<5:45> el<5:46>
        n<> u<77> t<Module_item> p<340> c<76> s<156> l<7:1> el<7:46>
          n<> u<76> t<Non_port_module_item> p<77> c<75> l<7:1> el<7:46>
            n<> u<75> t<Module_or_generate_item> p<76> c<74> l<7:1> el<7:46>
              n<> u<74> t<Module_common_item> p<75> c<73> l<7:1> el<7:46>
                n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<7:1> el<7:46>
                  n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<7:1> el<7:46>
                    n<> u<71> t<Data_declaration> p<72> c<70> l<7:1> el<7:46>
                      n<> u<70> t<Type_declaration> p<71> c<62> l<7:1> el<7:46>
                        n<> u<62> t<Data_type> p<70> c<60> s<63> l<7:9> el<7:21>
                          n<> u<60> t<IntegerAtomType_Int> p<62> s<61> l<7:9> el<7:12>
                          n<> u<61> t<Signing_Unsigned> p<62> l<7:13> el<7:21>
                        n<ASSIGN_VADDR_RET_T> u<63> t<STRING_CONST> p<70> s<69> l<7:22> el<7:40>
                        n<> u<69> t<Variable_dimension> p<70> c<68> l<7:40> el<7:45>
                          n<> u<68> t<Unpacked_dimension> p<69> c<67> l<7:40> el<7:45>
                            n<> u<67> t<Constant_expression> p<68> c<66> l<7:41> el<7:44>
                              n<> u<66> t<Constant_primary> p<67> c<65> l<7:41> el<7:44>
                                n<> u<65> t<Primary_literal> p<66> c<64> l<7:41> el<7:44>
                                  n<CNT> u<64> t<STRING_CONST> p<65> l<7:41> el<7:44>
        n<> u<156> t<Module_item> p<340> c<155> s<182> l<8:1> el<12:12>
          n<> u<155> t<Non_port_module_item> p<156> c<154> l<8:1> el<12:12>
            n<> u<154> t<Module_or_generate_item> p<155> c<153> l<8:1> el<12:12>
              n<> u<153> t<Module_common_item> p<154> c<152> l<8:1> el<12:12>
                n<> u<152> t<Module_or_generate_item_declaration> p<153> c<151> l<8:1> el<12:12>
                  n<> u<151> t<Package_or_generate_item_declaration> p<152> c<150> l<8:1> el<12:12>
                    n<> u<150> t<Function_declaration> p<151> c<78> l<8:1> el<12:12>
                      n<> u<78> t<Lifetime_Static> p<150> s<149> l<8:10> el<8:16>
                      n<> u<149> t<Function_body_declaration> p<150> c<82> l<8:17> el<12:12>
                        n<> u<82> t<Function_data_type_or_implicit> p<149> c<81> s<83> l<8:17> el<8:35>
                          n<> u<81> t<Function_data_type> p<82> c<80> l<8:17> el<8:35>
                            n<ASSIGN_VADDR_RET_T> u<80> t<Data_type> p<81> c<79> l<8:17> el<8:35>
                              n<ASSIGN_VADDR_RET_T> u<79> t<STRING_CONST> p<80> l<8:17> el<8:35>
                        n<ASSIGN_VADDR> u<83> t<STRING_CONST> p<149> s<84> l<8:36> el<8:48>
                        n<> u<84> t<Tf_port_item_list> p<149> s<147> l<8:48> el<8:50>
                        n<> u<147> t<Function_statement_or_null> p<149> c<146> s<148> l<9:5> el<11:8>
                          n<> u<146> t<Statement> p<147> c<145> l<9:5> el<11:8>
                            n<> u<145> t<Statement_item> p<146> c<144> l<9:5> el<11:8>
                              n<> u<144> t<Loop_statement> p<145> c<143> l<9:5> el<11:8>
                                n<> u<143> t<FOR> p<144> s<93> l<9:5> el<9:8>
                                n<> u<93> t<For_initialization> p<144> c<92> s<103> l<9:10> el<9:19>
                                  n<> u<92> t<For_variable_declaration> p<93> c<86> l<9:10> el<9:19>
                                    n<> u<86> t<Data_type> p<92> c<85> s<87> l<9:10> el<9:13>
                                      n<> u<85> t<IntegerAtomType_Int> p<86> l<9:10> el<9:13>
                                    n<i> u<87> t<STRING_CONST> p<92> s<91> l<9:14> el<9:15>
                                    n<> u<91> t<Expression> p<92> c<90> l<9:18> el<9:19>
                                      n<> u<90> t<Primary> p<91> c<89> l<9:18> el<9:19>
                                        n<> u<89> t<Primary_literal> p<90> c<88> l<9:18> el<9:19>
                                          n<0> u<88> t<INT_CONST> p<89> l<9:18> el<9:19>
                                n<> u<103> t<Expression> p<144> c<97> s<112> l<9:21> el<9:28>
                                  n<> u<97> t<Expression> p<103> c<96> s<102> l<9:21> el<9:22>
                                    n<> u<96> t<Primary> p<97> c<95> l<9:21> el<9:22>
                                      n<> u<95> t<Primary_literal> p<96> c<94> l<9:21> el<9:22>
                                        n<i> u<94> t<STRING_CONST> p<95> l<9:21> el<9:22>
                                  n<> u<102> t<BinOp_Less> p<103> s<101> l<9:23> el<9:24>
                                  n<> u<101> t<Expression> p<103> c<100> l<9:25> el<9:28>
                                    n<> u<100> t<Primary> p<101> c<99> l<9:25> el<9:28>
                                      n<> u<99> t<Primary_literal> p<100> c<98> l<9:25> el<9:28>
                                        n<CNT> u<98> t<STRING_CONST> p<99> l<9:25> el<9:28>
                                n<> u<112> t<For_step> p<144> c<111> s<142> l<9:30> el<9:33>
                                  n<> u<111> t<For_step_assignment> p<112> c<110> l<9:30> el<9:33>
                                    n<> u<110> t<Inc_or_dec_expression> p<111> c<108> l<9:30> el<9:33>
                                      n<> u<108> t<Variable_lvalue> p<110> c<105> s<109> l<9:30> el<9:31>
                                        n<> u<105> t<Ps_or_hierarchical_identifier> p<108> c<104> s<107> l<9:30> el<9:31>
                                          n<i> u<104> t<STRING_CONST> p<105> l<9:30> el<9:31>
                                        n<> u<107> t<Select> p<108> c<106> l<9:31> el<9:31>
                                          n<> u<106> t<Bit_select> p<107> l<9:31> el<9:31>
                                      n<> u<109> t<IncDec_PlusPlus> p<110> l<9:31> el<9:33>
                                n<> u<142> t<Statement_or_null> p<144> c<141> l<9:35> el<11:8>
                                  n<> u<141> t<Statement> p<142> c<140> l<9:35> el<11:8>
                                    n<> u<140> t<Statement_item> p<141> c<139> l<9:35> el<11:8>
                                      n<> u<139> t<Seq_block> p<140> c<137> l<9:35> el<11:8>
                                        n<> u<137> t<Statement_or_null> p<139> c<136> s<138> l<10:10> el<10:33>
                                          n<> u<136> t<Statement> p<137> c<135> l<10:10> el<10:33>
                                            n<> u<135> t<Statement_item> p<136> c<134> l<10:10> el<10:33>
                                              n<> u<134> t<Blocking_assignment> p<135> c<133> l<10:10> el<10:32>
                                                n<> u<133> t<Operator_assignment> p<134> c<121> l<10:10> el<10:32>
                                                  n<> u<121> t<Variable_lvalue> p<133> c<114> s<122> l<10:10> el<10:25>
                                                    n<> u<114> t<Ps_or_hierarchical_identifier> p<121> c<113> s<120> l<10:10> el<10:22>
                                                      n<ASSIGN_VADDR> u<113> t<STRING_CONST> p<114> l<10:10> el<10:22>
                                                    n<> u<120> t<Select> p<121> c<119> l<10:22> el<10:25>
                                                      n<> u<119> t<Bit_select> p<120> c<118> l<10:22> el<10:25>
                                                        n<> u<118> t<Expression> p<119> c<117> l<10:23> el<10:24>
                                                          n<> u<117> t<Primary> p<118> c<116> l<10:23> el<10:24>
                                                            n<> u<116> t<Primary_literal> p<117> c<115> l<10:23> el<10:24>
                                                              n<i> u<115> t<STRING_CONST> p<116> l<10:23> el<10:24>
                                                  n<> u<122> t<AssignOp_Assign> p<133> s<132> l<10:26> el<10:27>
                                                  n<> u<132> t<Expression> p<133> c<131> l<10:28> el<10:32>
                                                    n<> u<131> t<Primary> p<132> c<130> l<10:28> el<10:32>
                                                      n<> u<130> t<Complex_func_call> p<131> c<123> l<10:28> el<10:32>
                                                        n<V> u<123> t<STRING_CONST> p<130> s<129> l<10:28> el<10:29>
                                                        n<> u<129> t<Select> p<130> c<128> l<10:29> el<10:32>
                                                          n<> u<128> t<Bit_select> p<129> c<127> l<10:29> el<10:32>
                                                            n<> u<127> t<Expression> p<128> c<126> l<10:30> el<10:31>
                                                              n<> u<126> t<Primary> p<127> c<125> l<10:30> el<10:31>
                                                                n<> u<125> t<Primary_literal> p<126> c<124> l<10:30> el<10:31>
                                                                  n<i> u<124> t<STRING_CONST> p<125> l<10:30> el<10:31>
                                        n<> u<138> t<END> p<139> l<11:5> el<11:8>
                        n<> u<148> t<ENDFUNCTION> p<149> l<12:1> el<12:12>
        n<> u<182> t<Module_item> p<340> c<181> s<228> l<14:1> el<14:53>
          n<> u<181> t<Non_port_module_item> p<182> c<180> l<14:1> el<14:53>
            n<> u<180> t<Module_or_generate_item> p<181> c<179> l<14:1> el<14:53>
              n<> u<179> t<Module_common_item> p<180> c<178> l<14:1> el<14:53>
                n<> u<178> t<Module_or_generate_item_declaration> p<179> c<177> l<14:1> el<14:53>
                  n<> u<177> t<Package_or_generate_item_declaration> p<178> c<176> l<14:1> el<14:53>
                    n<> u<176> t<Local_parameter_declaration> p<177> c<160> l<14:1> el<14:52>
                      n<> u<160> t<Data_type_or_implicit> p<176> c<159> s<175> l<14:12> el<14:24>
                        n<> u<159> t<Data_type> p<160> c<157> l<14:12> el<14:24>
                          n<> u<157> t<IntegerAtomType_Int> p<159> s<158> l<14:12> el<14:15>
                          n<> u<158> t<Signing_Unsigned> p<159> l<14:16> el<14:24>
                      n<> u<175> t<Param_assignment_list> p<176> c<174> l<14:25> el<14:52>
                        n<> u<174> t<Param_assignment> p<175> c<161> l<14:25> el<14:52>
                          n<VADDR> u<161> t<STRING_CONST> p<174> s<166> l<14:25> el<14:30>
                          n<> u<166> t<Unpacked_dimension> p<174> c<165> s<173> l<14:30> el<14:35>
                            n<> u<165> t<Constant_expression> p<166> c<164> l<14:31> el<14:34>
                              n<> u<164> t<Constant_primary> p<165> c<163> l<14:31> el<14:34>
                                n<> u<163> t<Primary_literal> p<164> c<162> l<14:31> el<14:34>
                                  n<CNT> u<162> t<STRING_CONST> p<163> l<14:31> el<14:34>
                          n<> u<173> t<Constant_param_expression> p<174> c<172> l<14:38> el<14:52>
                            n<> u<172> t<Constant_mintypmax_expression> p<173> c<171> l<14:38> el<14:52>
                              n<> u<171> t<Constant_expression> p<172> c<170> l<14:38> el<14:52>
                                n<> u<170> t<Constant_primary> p<171> c<169> l<14:38> el<14:52>
                                  n<> u<169> t<Subroutine_call> p<170> c<167> l<14:38> el<14:52>
                                    n<ASSIGN_VADDR> u<167> t<STRING_CONST> p<169> s<168> l<14:38> el<14:50>
                                    n<> u<168> t<Argument_list> p<169> l<14:51> el<14:51>
        n<> u<228> t<Module_item> p<340> c<227> s<234> l<16:1> el<18:4>
          n<> u<227> t<Non_port_module_item> p<228> c<226> l<16:1> el<18:4>
            n<> u<226> t<Module_or_generate_item> p<227> c<225> l<16:1> el<18:4>
              n<> u<225> t<Module_common_item> p<226> c<224> l<16:1> el<18:4>
                n<> u<224> t<Conditional_generate_construct> p<225> c<223> l<16:1> el<18:4>
                  n<> u<223> t<If_generate_construct> p<224> c<222> l<16:1> el<18:4>
                    n<> u<222> t<IF> p<223> s<197> l<16:1> el<16:3>
                    n<> u<197> t<Constant_expression> p<223> c<191> s<221> l<16:5> el<16:18>
                      n<> u<191> t<Constant_expression> p<197> c<190> s<196> l<16:5> el<16:13>
                        n<> u<190> t<Constant_primary> p<191> c<183> l<16:5> el<16:13>
                          n<VADDR> u<183> t<STRING_CONST> p<190> s<189> l<16:5> el<16:10>
                          n<> u<189> t<Constant_select> p<190> c<188> l<16:10> el<16:13>
                            n<> u<188> t<Constant_bit_select> p<189> c<187> l<16:10> el<16:13>
                              n<> u<187> t<Constant_expression> p<188> c<186> l<16:11> el<16:12>
                                n<> u<186> t<Constant_primary> p<187> c<185> l<16:11> el<16:12>
                                  n<> u<185> t<Primary_literal> p<186> c<184> l<16:11> el<16:12>
                                    n<0> u<184> t<INT_CONST> p<185> l<16:11> el<16:12>
                      n<> u<196> t<BinOp_Not> p<197> s<195> l<16:14> el<16:16>
                      n<> u<195> t<Constant_expression> p<197> c<194> l<16:17> el<16:18>
                        n<> u<194> t<Constant_primary> p<195> c<193> l<16:17> el<16:18>
                          n<> u<193> t<Primary_literal> p<194> c<192> l<16:17> el<16:18>
                            n<3> u<192> t<INT_CONST> p<193> l<16:17> el<16:18>
                    n<> u<221> t<Generate_item> p<223> c<220> l<16:20> el<18:4>
                      n<> u<220> t<Generate_begin_end_block> p<221> c<218> l<16:20> el<18:4>
                        n<> u<218> t<Generate_item> p<220> c<217> s<219> l<17:2> el<17:43>
                          n<> u<217> t<Module_or_generate_item> p<218> c<216> l<17:2> el<17:43>
                            n<> u<216> t<Module_common_item> p<217> c<215> l<17:2> el<17:43>
                              n<> u<215> t<Elaboration_system_task> p<216> c<214> l<17:2> el<17:43>
                                n<info> u<214> t<STRING_CONST> p<215> s<213> l<17:3> el<17:7>
                                n<> u<213> t<Argument_list> p<215> c<201> l<17:8> el<17:41>
                                  n<> u<201> t<Expression> p<213> c<200> s<212> l<17:8> el<17:32>
                                    n<> u<200> t<Primary> p<201> c<199> l<17:8> el<17:32>
                                      n<> u<199> t<Primary_literal> p<200> c<198> l<17:8> el<17:32>
                                        n<"--[0] (%d) should be 3"> u<198> t<STRING_LITERAL> p<199> l<17:8> el<17:32>
                                  n<> u<212> t<Argument> p<213> c<211> l<17:33> el<17:41>
                                    n<> u<211> t<Expression> p<212> c<210> l<17:33> el<17:41>
                                      n<> u<210> t<Primary> p<211> c<209> l<17:33> el<17:41>
                                        n<> u<209> t<Complex_func_call> p<210> c<202> l<17:33> el<17:41>
                                          n<VADDR> u<202> t<STRING_CONST> p<209> s<208> l<17:33> el<17:38>
                                          n<> u<208> t<Select> p<209> c<207> l<17:38> el<17:41>
                                            n<> u<207> t<Bit_select> p<208> c<206> l<17:38> el<17:41>
                                              n<> u<206> t<Expression> p<207> c<205> l<17:39> el<17:40>
                                                n<> u<205> t<Primary> p<206> c<204> l<17:39> el<17:40>
                                                  n<> u<204> t<Primary_literal> p<205> c<203> l<17:39> el<17:40>
                                                    n<0> u<203> t<INT_CONST> p<204> l<17:39> el<17:40>
                        n<> u<219> t<END> p<220> l<18:1> el<18:4>
        n<> u<234> t<Module_item> p<340> c<233> s<280> l<18:4> el<18:5>
          n<> u<233> t<Non_port_module_item> p<234> c<232> l<18:4> el<18:5>
            n<> u<232> t<Module_or_generate_item> p<233> c<231> l<18:4> el<18:5>
              n<> u<231> t<Module_common_item> p<232> c<230> l<18:4> el<18:5>
                n<> u<230> t<Module_or_generate_item_declaration> p<231> c<229> l<18:4> el<18:5>
                  n<> u<229> t<Package_or_generate_item_declaration> p<230> l<18:4> el<18:5>
        n<> u<280> t<Module_item> p<340> c<279> s<286> l<19:1> el<21:4>
          n<> u<279> t<Non_port_module_item> p<280> c<278> l<19:1> el<21:4>
            n<> u<278> t<Module_or_generate_item> p<279> c<277> l<19:1> el<21:4>
              n<> u<277> t<Module_common_item> p<278> c<276> l<19:1> el<21:4>
                n<> u<276> t<Conditional_generate_construct> p<277> c<275> l<19:1> el<21:4>
                  n<> u<275> t<If_generate_construct> p<276> c<274> l<19:1> el<21:4>
                    n<> u<274> t<IF> p<275> s<249> l<19:1> el<19:3>
                    n<> u<249> t<Constant_expression> p<275> c<243> s<273> l<19:5> el<19:18>
                      n<> u<243> t<Constant_expression> p<249> c<242> s<248> l<19:5> el<19:13>
                        n<> u<242> t<Constant_primary> p<243> c<235> l<19:5> el<19:13>
                          n<VADDR> u<235> t<STRING_CONST> p<242> s<241> l<19:5> el<19:10>
                          n<> u<241> t<Constant_select> p<242> c<240> l<19:10> el<19:13>
                            n<> u<240> t<Constant_bit_select> p<241> c<239> l<19:10> el<19:13>
                              n<> u<239> t<Constant_expression> p<240> c<238> l<19:11> el<19:12>
                                n<> u<238> t<Constant_primary> p<239> c<237> l<19:11> el<19:12>
                                  n<> u<237> t<Primary_literal> p<238> c<236> l<19:11> el<19:12>
                                    n<1> u<236> t<INT_CONST> p<237> l<19:11> el<19:12>
                      n<> u<248> t<BinOp_Not> p<249> s<247> l<19:14> el<19:16>
                      n<> u<247> t<Constant_expression> p<249> c<246> l<19:17> el<19:18>
                        n<> u<246> t<Constant_primary> p<247> c<245> l<19:17> el<19:18>
                          n<> u<245> t<Primary_literal> p<246> c<244> l<19:17> el<19:18>
                            n<3> u<244> t<INT_CONST> p<245> l<19:17> el<19:18>
                    n<> u<273> t<Generate_item> p<275> c<272> l<19:20> el<21:4>
                      n<> u<272> t<Generate_begin_end_block> p<273> c<270> l<19:20> el<21:4>
                        n<> u<270> t<Generate_item> p<272> c<269> s<271> l<20:2> el<20:43>
                          n<> u<269> t<Module_or_generate_item> p<270> c<268> l<20:2> el<20:43>
                            n<> u<268> t<Module_common_item> p<269> c<267> l<20:2> el<20:43>
                              n<> u<267> t<Elaboration_system_task> p<268> c<266> l<20:2> el<20:43>
                                n<info> u<266> t<STRING_CONST> p<267> s<265> l<20:3> el<20:7>
                                n<> u<265> t<Argument_list> p<267> c<253> l<20:8> el<20:41>
                                  n<> u<253> t<Expression> p<265> c<252> s<264> l<20:8> el<20:32>
                                    n<> u<252> t<Primary> p<253> c<251> l<20:8> el<20:32>
                                      n<> u<251> t<Primary_literal> p<252> c<250> l<20:8> el<20:32>
                                        n<"--[1] (%d) should be 3"> u<250> t<STRING_LITERAL> p<251> l<20:8> el<20:32>
                                  n<> u<264> t<Argument> p<265> c<263> l<20:33> el<20:41>
                                    n<> u<263> t<Expression> p<264> c<262> l<20:33> el<20:41>
                                      n<> u<262> t<Primary> p<263> c<261> l<20:33> el<20:41>
                                        n<> u<261> t<Complex_func_call> p<262> c<254> l<20:33> el<20:41>
                                          n<VADDR> u<254> t<STRING_CONST> p<261> s<260> l<20:33> el<20:38>
                                          n<> u<260> t<Select> p<261> c<259> l<20:38> el<20:41>
                                            n<> u<259> t<Bit_select> p<260> c<258> l<20:38> el<20:41>
                                              n<> u<258> t<Expression> p<259> c<257> l<20:39> el<20:40>
                                                n<> u<257> t<Primary> p<258> c<256> l<20:39> el<20:40>
                                                  n<> u<256> t<Primary_literal> p<257> c<255> l<20:39> el<20:40>
                                                    n<1> u<255> t<INT_CONST> p<256> l<20:39> el<20:40>
                        n<> u<271> t<END> p<272> l<21:1> el<21:4>
        n<> u<286> t<Module_item> p<340> c<285> s<332> l<21:4> el<21:5>
          n<> u<285> t<Non_port_module_item> p<286> c<284> l<21:4> el<21:5>
            n<> u<284> t<Module_or_generate_item> p<285> c<283> l<21:4> el<21:5>
              n<> u<283> t<Module_common_item> p<284> c<282> l<21:4> el<21:5>
                n<> u<282> t<Module_or_generate_item_declaration> p<283> c<281> l<21:4> el<21:5>
                  n<> u<281> t<Package_or_generate_item_declaration> p<282> l<21:4> el<21:5>
        n<> u<332> t<Module_item> p<340> c<331> s<338> l<23:1> el<25:4>
          n<> u<331> t<Non_port_module_item> p<332> c<330> l<23:1> el<25:4>
            n<> u<330> t<Module_or_generate_item> p<331> c<329> l<23:1> el<25:4>
              n<> u<329> t<Module_common_item> p<330> c<328> l<23:1> el<25:4>
                n<> u<328> t<Conditional_generate_construct> p<329> c<327> l<23:1> el<25:4>
                  n<> u<327> t<If_generate_construct> p<328> c<326> l<23:1> el<25:4>
                    n<> u<326> t<IF> p<327> s<301> l<23:1> el<23:3>
                    n<> u<301> t<Constant_expression> p<327> c<295> s<325> l<23:5> el<23:18>
                      n<> u<295> t<Constant_expression> p<301> c<294> s<300> l<23:5> el<23:13>
                        n<> u<294> t<Constant_primary> p<295> c<287> l<23:5> el<23:13>
                          n<VADDR> u<287> t<STRING_CONST> p<294> s<293> l<23:5> el<23:10>
                          n<> u<293> t<Constant_select> p<294> c<292> l<23:10> el<23:13>
                            n<> u<292> t<Constant_bit_select> p<293> c<291> l<23:10> el<23:13>
                              n<> u<291> t<Constant_expression> p<292> c<290> l<23:11> el<23:12>
                                n<> u<290> t<Constant_primary> p<291> c<289> l<23:11> el<23:12>
                                  n<> u<289> t<Primary_literal> p<290> c<288> l<23:11> el<23:12>
                                    n<1> u<288> t<INT_CONST> p<289> l<23:11> el<23:12>
                      n<> u<300> t<BinOp_Equiv> p<301> s<299> l<23:14> el<23:16>
                      n<> u<299> t<Constant_expression> p<301> c<298> l<23:17> el<23:18>
                        n<> u<298> t<Constant_primary> p<299> c<297> l<23:17> el<23:18>
                          n<> u<297> t<Primary_literal> p<298> c<296> l<23:17> el<23:18>
                            n<3> u<296> t<INT_CONST> p<297> l<23:17> el<23:18>
                    n<> u<325> t<Generate_item> p<327> c<324> l<23:20> el<25:4>
                      n<> u<324> t<Generate_begin_end_block> p<325> c<322> l<23:20> el<25:4>
                        n<> u<322> t<Generate_item> p<324> c<321> s<323> l<24:2> el<24:36>
                          n<> u<321> t<Module_or_generate_item> p<322> c<320> l<24:2> el<24:36>
                            n<> u<320> t<Module_common_item> p<321> c<319> l<24:2> el<24:36>
                              n<> u<319> t<Elaboration_system_task> p<320> c<318> l<24:2> el<24:36>
                                n<info> u<318> t<STRING_CONST> p<319> s<317> l<24:3> el<24:7>
                                n<> u<317> t<Argument_list> p<319> c<305> l<24:8> el<24:34>
                                  n<> u<305> t<Expression> p<317> c<304> s<316> l<24:8> el<24:25>
                                    n<> u<304> t<Primary> p<305> c<303> l<24:8> el<24:25>
                                      n<> u<303> t<Primary_literal> p<304> c<302> l<24:8> el<24:25>
                                        n<"--[1] (%d) is 3"> u<302> t<STRING_LITERAL> p<303> l<24:8> el<24:25>
                                  n<> u<316> t<Argument> p<317> c<315> l<24:26> el<24:34>
                                    n<> u<315> t<Expression> p<316> c<314> l<24:26> el<24:34>
                                      n<> u<314> t<Primary> p<315> c<313> l<24:26> el<24:34>
                                        n<> u<313> t<Complex_func_call> p<314> c<306> l<24:26> el<24:34>
                                          n<VADDR> u<306> t<STRING_CONST> p<313> s<312> l<24:26> el<24:31>
                                          n<> u<312> t<Select> p<313> c<311> l<24:31> el<24:34>
                                            n<> u<311> t<Bit_select> p<312> c<310> l<24:31> el<24:34>
                                              n<> u<310> t<Expression> p<311> c<309> l<24:32> el<24:33>
                                                n<> u<309> t<Primary> p<310> c<308> l<24:32> el<24:33>
                                                  n<> u<308> t<Primary_literal> p<309> c<307> l<24:32> el<24:33>
                                                    n<1> u<307> t<INT_CONST> p<308> l<24:32> el<24:33>
                        n<> u<323> t<END> p<324> l<25:1> el<25:4>
        n<> u<338> t<Module_item> p<340> c<337> s<339> l<25:4> el<25:5>
          n<> u<337> t<Non_port_module_item> p<338> c<336> l<25:4> el<25:5>
            n<> u<336> t<Module_or_generate_item> p<337> c<335> l<25:4> el<25:5>
              n<> u<335> t<Module_common_item> p<336> c<334> l<25:4> el<25:5>
                n<> u<334> t<Module_or_generate_item_declaration> p<335> c<333> l<25:4> el<25:5>
                  n<> u<333> t<Package_or_generate_item_declaration> p<334> l<25:4> el<25:5>
        n<> u<339> t<ENDMODULE> p<340> l<27:1> el<27:10>
    n<> u<358> t<Description> p<359> c<357> l<29:1> el<31:10>
      n<> u<357> t<Module_declaration> p<358> c<345> l<29:1> el<31:10>
        n<> u<345> t<Module_ansi_header> p<357> c<342> s<355> l<29:1> el<29:13>
          n<module> u<342> t<Module_keyword> p<345> s<343> l<29:1> el<29:7>
          n<main> u<343> t<STRING_CONST> p<345> s<344> l<29:8> el<29:12>
          n<> u<344> t<Package_import_declaration_list> p<345> l<29:12> el<29:12>
        n<> u<355> t<Non_port_module_item> p<357> c<354> s<356> l<30:1> el<30:16>
          n<> u<354> t<Module_or_generate_item> p<355> c<353> l<30:1> el<30:16>
            n<> u<353> t<Module_instantiation> p<354> c<346> l<30:1> el<30:16>
              n<top> u<346> t<STRING_CONST> p<353> s<347> l<30:1> el<30:4>
              n<> u<347> t<Parameter_value_assignment> p<353> s<352> l<30:5> el<30:8>
              n<> u<352> t<Hierarchical_instance> p<353> c<349> l<30:9> el<30:15>
                n<> u<349> t<Name_of_instance> p<352> c<348> s<351> l<30:9> el<30:13>
                  n<top1> u<348> t<STRING_CONST> p<349> l<30:9> el<30:13>
                n<> u<351> t<Port_connection_list> p<352> c<350> l<30:14> el<30:14>
                  n<> u<350> t<Ordered_port_connection> p<351> l<30:14> el<30:14>
        n<> u<356> t<ENDMODULE> p<357> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: Compile module "work@main".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          3
Assignment                                             2
Begin                                                  4
BitSelect                                              5
Constant                                               9
Design                                                 1
ForStmt                                                1
FuncCall                                               1
Function                                               1
GenIf                                                  3
Identifier                                             5
IntTypespec                                           14
Module                                                 3
ModuleTypespec                                         2
Operation                                              9
ParamAssign                                            3
Parameter                                              3
Range                                                  3
RefModule                                              1
RefObj                                                 8
RefTypespec                                           19
SourceFile                                             1
StringTypespec                                         1
TaggedPattern                                          1
TypedefTypespec                                        1
UnsupportedTypespec                                    1
Variable                                               1
------------------------------------------------------------
Total:                                               106
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@main), line:29:8, endln:29:12
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:work@main
  |vpiTypespec:
  \_ModuleTypespec: (work@top)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@top
    |vpiModule:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiDefName:work@main
  |vpiRefModule:
  \_RefModule: work@top (top1), line:30:1, endln:30:4
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.CNT), line:4:12, endln:4:24
      |vpiParent:
      \_Parameter: (work@top.CNT), line:4:25, endln:4:32
      |vpiFullName:work@top.CNT
      |vpiActual:
      \_IntTypespec: , line:4:12, endln:4:24
    |vpiName:CNT
    |vpiFullName:work@top.CNT
    |vpiLocalParam:1
  |vpiParameter:
  \_Parameter: (work@top.V), line:5:25, endln:5:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.V), line:5:12, endln:5:24
      |vpiParent:
      \_Parameter: (work@top.V), line:5:25, endln:5:47
      |vpiFullName:work@top.V
      |vpiActual:
      \_ArrayTypespec: , line:5:26, endln:5:47
    |vpiName:V
    |vpiFullName:work@top.V
    |vpiLocalParam:1
  |vpiParameter:
  \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@top.VADDR), line:14:12, endln:14:24
      |vpiParent:
      \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_ArrayTypespec: , line:14:30, endln:14:52
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
    |vpiLocalParam:1
  |vpiParamAssign:
  \_ParamAssign: , line:4:25, endln:4:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiLhs:
    \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiRhs:
    \_Constant: , line:4:31, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:25, endln:4:32
      |vpiTypespec:
      \_RefTypespec: (work@top), line:4:31, endln:4:32
        |vpiParent:
        \_Constant: , line:4:31, endln:4:32
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:2
      |vpiValue:2
  |vpiParamAssign:
  \_ParamAssign: , line:5:25, endln:5:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiLhs:
    \_Parameter: (work@top.V), line:5:25, endln:5:47
    |vpiRhs:
    \_Operation: , line:5:34, endln:5:47
      |vpiParent:
      \_ParamAssign: , line:5:25, endln:5:47
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:5:36, endln:5:46
        |vpiParent:
        \_Operation: , line:5:34, endln:5:47
        |vpiPattern:
        \_Constant: , line:5:45, endln:5:46
          |vpiParent:
          \_TaggedPattern: , line:5:36, endln:5:46
          |vpiTypespec:
          \_RefTypespec: (work@top), line:5:45, endln:5:46
            |vpiParent:
            \_Constant: , line:5:45, endln:5:46
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:3
          |vpiValue:3
        |vpiTypespec:
        \_RefTypespec: (work@top), line:5:36, endln:5:43
          |vpiParent:
          \_TaggedPattern: , line:5:36, endln:5:46
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: , line:5:36, endln:5:43
  |vpiParamAssign:
  \_ParamAssign: , line:14:25, endln:14:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiLhs:
    \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
    |vpiRhs:
    \_FuncCall: (ASSIGN_VADDR), line:14:38, endln:14:51
      |vpiParent:
      \_ParamAssign: , line:14:25, endln:14:52
      |vpiName:
      \_Identifier: (ASSIGN_VADDR), line:14:38, endln:14:50
        |vpiParent:
        \_FuncCall: (ASSIGN_VADDR), line:14:38, endln:14:51
        |vpiName:ASSIGN_VADDR
      |vpiTaskFunc:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
        |vpiParent:
        \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
        |vpiName:
        \_Identifier: (ASSIGN_VADDR), line:8:36, endln:8:48
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
          |vpiName:ASSIGN_VADDR
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiVariable:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
          |vpiTypespec:
          \_RefTypespec: (work@top.ASSIGN_VADDR.i), line:9:10, endln:9:13
            |vpiParent:
            \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiFullName:work@top.ASSIGN_VADDR.i
            |vpiActual:
            \_IntTypespec: , line:9:10, endln:9:13
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
        |vpiInternalScope:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
          |vpiFullName:work@top.ASSIGN_VADDR
          |vpiInternalScope:
          \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
            |vpiFullName:work@top.ASSIGN_VADDR
            |vpiStmt:
            \_Assignment: , line:10:10, endln:10:32
              |vpiParent:
              \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:22, endln:10:25
                |vpiParent:
                \_Assignment: , line:10:10, endln:10:32
                |vpiName:ASSIGN_VADDR
                |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
                |vpiActual:
                \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
                |vpiIndex:
                \_RefObj: (work@top.ASSIGN_VADDR.i), line:10:23, endln:10:24
                  |vpiParent:
                  \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:22, endln:10:25
                  |vpiName:i
                  |vpiFullName:work@top.ASSIGN_VADDR.i
                  |vpiActual:
                  \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
              |vpiRhs:
              \_BitSelect: (work@top.ASSIGN_VADDR.V), line:10:29, endln:10:32
                |vpiParent:
                \_Assignment: , line:10:10, endln:10:32
                |vpiName:V
                |vpiFullName:work@top.ASSIGN_VADDR.V
                |vpiActual:
                \_Parameter: (work@top.V), line:5:25, endln:5:47
                |vpiIndex:
                \_RefObj: (work@top.ASSIGN_VADDR.i), line:10:30, endln:10:31
                  |vpiParent:
                  \_BitSelect: (work@top.ASSIGN_VADDR.V), line:10:29, endln:10:32
                  |vpiName:i
                  |vpiFullName:work@top.ASSIGN_VADDR.i
                  |vpiActual:
                  \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiForInitStmt:
          \_Assignment: , line:9:10, endln:9:19
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
            |vpiLhs:
            \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiRhs:
            \_Constant: , line:9:18, endln:9:19
              |vpiParent:
              \_Assignment: , line:9:10, endln:9:19
              |vpiTypespec:
              \_RefTypespec: (work@top.ASSIGN_VADDR), line:9:18, endln:9:19
                |vpiParent:
                \_Constant: , line:9:18, endln:9:19
                |vpiFullName:work@top.ASSIGN_VADDR
                |vpiActual:
                \_IntTypespec: 
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:0
              |vpiValue:0
          |vpiForIncStmt:
          \_Operation: , line:9:30, endln:9:33
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
            |vpiOpType:62
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:9:30, endln:9:31
              |vpiParent:
              \_Operation: , line:9:30, endln:9:33
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiCondition:
          \_Operation: , line:9:21, endln:9:28
            |vpiParent:
            \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
            |vpiOpType:20
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:9:21, endln:9:22
              |vpiParent:
              \_Operation: , line:9:21, endln:9:28
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
            |vpiOperand:
            \_RefObj: (work@top.ASSIGN_VADDR.CNT), line:9:25, endln:9:28
              |vpiParent:
              \_Operation: , line:9:21, endln:9:28
              |vpiName:CNT
              |vpiFullName:work@top.ASSIGN_VADDR.CNT
              |vpiActual:
              \_Parameter: (work@top.CNT), line:4:25, endln:4:32
          |vpiStmt:
          \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
        |vpiTypespec:
        \_IntTypespec: , line:9:10, endln:9:13
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
          |vpiSigned:1
        |vpiTypespec:
        \_IntTypespec: 
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
        |vpiImportTypespec:
        \_IntTypespec: , line:9:10, endln:9:13
        |vpiImportTypespec:
        \_Variable: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
        |vpiImportTypespec:
        \_IntTypespec: 
        |vpiVisibility:1
        |vpiReturn:
        \_RefTypespec: (work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T), line:8:17, endln:8:35
          |vpiParent:
          \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
          |vpiName:ASSIGN_VADDR_RET_T
          |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T
          |vpiActual:
          \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
        |vpiStmt:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
  |vpiInternalScope:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
  |vpiInternalScope:
  \_Begin: (work@top), line:16:20, endln:18:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:19:20, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:23:20, endln:25:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiTypespec:
  \_IntTypespec: , line:4:12, endln:4:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypespec:
  \_ArrayTypespec: , line:5:26, endln:5:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:5:26, endln:5:31
      |vpiParent:
      \_ArrayTypespec: , line:5:26, endln:5:47
      |vpiRightRange:
      \_Operation: , line:5:27, endln:5:30
        |vpiParent:
        \_Range: , line:5:26, endln:5:31
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CNT), line:5:27, endln:5:30
          |vpiParent:
          \_Operation: , line:5:27, endln:5:30
          |vpiName:CNT
          |vpiFullName:work@top.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:5:12, endln:5:24
      |vpiParent:
      \_ArrayTypespec: , line:5:26, endln:5:47
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:4:12, endln:4:24
  |vpiTypespec:
  \_StringTypespec: , line:5:36, endln:5:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypespec:
  \_ArrayTypespec: , line:7:40, endln:7:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:7:40, endln:7:45
      |vpiParent:
      \_ArrayTypespec: , line:7:40, endln:7:45
      |vpiRightRange:
      \_Operation: , line:7:41, endln:7:44
        |vpiParent:
        \_Range: , line:7:40, endln:7:45
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CNT), line:7:41, endln:7:44
          |vpiParent:
          \_Operation: , line:7:41, endln:7:44
          |vpiName:CNT
          |vpiFullName:work@top.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:7:9, endln:7:21
      |vpiParent:
      \_ArrayTypespec: , line:7:40, endln:7:45
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:4:12, endln:4:24
  |vpiTypespec:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:
    \_Identifier: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
      |vpiName:ASSIGN_VADDR_RET_T
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.ASSIGN_VADDR_RET_T), line:7:9, endln:7:12
      |vpiParent:
      \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_ArrayTypespec: , line:7:40, endln:7:45
  |vpiTypespec:
  \_ArrayTypespec: , line:14:30, endln:14:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:14:30, endln:14:35
      |vpiParent:
      \_ArrayTypespec: , line:14:30, endln:14:52
      |vpiRightRange:
      \_Operation: , line:14:31, endln:14:34
        |vpiParent:
        \_Range: , line:14:30, endln:14:35
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.CNT), line:14:31, endln:14:34
          |vpiParent:
          \_Operation: , line:14:31, endln:14:34
          |vpiName:CNT
          |vpiFullName:work@top.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:14:12, endln:14:24
      |vpiParent:
      \_ArrayTypespec: , line:14:30, endln:14:52
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:4:12, endln:4:24
  |vpiImportTypespec:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
  |vpiImportTypespec:
  \_IntTypespec: , line:4:12, endln:4:24
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:26, endln:5:47
  |vpiImportTypespec:
  \_StringTypespec: , line:5:36, endln:5:43
  |vpiImportTypespec:
  \_ArrayTypespec: , line:7:40, endln:7:45
  |vpiImportTypespec:
  \_TypedefTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:40
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:30, endln:14:52
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
  |vpiGenStmt:
  \_GenIf: , line:16:1, endln:18:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:16:5, endln:16:18
      |vpiParent:
      \_GenIf: , line:16:1, endln:18:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:16:10, endln:16:13
        |vpiParent:
        \_Operation: , line:16:5, endln:16:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:16:11, endln:16:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:16:10, endln:16:13
          |vpiTypespec:
          \_RefTypespec: (work@top.VADDR), line:16:11, endln:16:12
            |vpiParent:
            \_Constant: , line:16:11, endln:16:12
            |vpiFullName:work@top.VADDR
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
      |vpiOperand:
      \_Constant: , line:16:17, endln:16:18
        |vpiParent:
        \_Operation: , line:16:5, endln:16:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:16:17, endln:16:18
          |vpiParent:
          \_Constant: , line:16:17, endln:16:18
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:3
        |vpiValue:3
    |vpiStmt:
    \_Begin: (work@top), line:16:20, endln:18:4
  |vpiGenStmt:
  \_GenIf: , line:19:1, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:19:5, endln:19:18
      |vpiParent:
      \_GenIf: , line:19:1, endln:21:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:19:11, endln:19:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
          |vpiTypespec:
          \_RefTypespec: (work@top.VADDR), line:19:11, endln:19:12
            |vpiParent:
            \_Constant: , line:19:11, endln:19:12
            |vpiFullName:work@top.VADDR
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
      |vpiOperand:
      \_Constant: , line:19:17, endln:19:18
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:19:17, endln:19:18
          |vpiParent:
          \_Constant: , line:19:17, endln:19:18
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:3
        |vpiValue:3
    |vpiStmt:
    \_Begin: (work@top), line:19:20, endln:21:4
  |vpiGenStmt:
  \_GenIf: , line:23:1, endln:25:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:23:5, endln:23:18
      |vpiParent:
      \_GenIf: , line:23:1, endln:25:4
      |vpiOpType:14
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:23:10, endln:23:13
        |vpiParent:
        \_Operation: , line:23:5, endln:23:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:23:11, endln:23:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:23:10, endln:23:13
          |vpiTypespec:
          \_RefTypespec: (work@top.VADDR), line:23:11, endln:23:12
            |vpiParent:
            \_Constant: , line:23:11, endln:23:12
            |vpiFullName:work@top.VADDR
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
      |vpiOperand:
      \_Constant: , line:23:17, endln:23:18
        |vpiParent:
        \_Operation: , line:23:5, endln:23:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:23:17, endln:23:18
          |vpiParent:
          \_Constant: , line:23:17, endln:23:18
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:3
        |vpiValue:3
    |vpiStmt:
    \_Begin: (work@top), line:23:20, endln:25:4
|vpiTypespec:
\_ModuleTypespec: (work@main)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@main
  |vpiModule:
  \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
|vpiTypespec:
\_ModuleTypespec: (work@top)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
