#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 19 14:57:14 2021
# Process ID: 10008
# Current directory: C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.runs/synth_1
# Command line: vivado.exe -log main_pwm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_pwm.tcl
# Log file: C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.runs/synth_1/main_pwm.vds
# Journal file: C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_pwm.tcl -notrace
Command: synth_design -top main_pwm -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.344 ; gain = 98.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_pwm' [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:15]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/sSegDisplay.vhd:39' bound to instance 'seg7' of component 'sSegDisplay' [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (1#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/sSegDisplay.vhd:46]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:44]
WARNING: [Synth 8-614] signal 'duty_cycle' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'main_pwm' (2#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/sources_1/new/main_pwm.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.016 ; gain = 153.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.srcs/constrs_1/new/pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 731.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 731.125 ; gain = 472.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 731.125 ; gain = 472.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 731.125 ; gain = 472.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 731.125 ; gain = 472.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module sSegDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design main_pwm has port seg[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\duty_cycle_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\duty_cycle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\duty_cycle_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\duty_cycle_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 731.125 ; gain = 472.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 751.637 ; gain = 493.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 751.785 ; gain = 493.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    33|
|3     |LUT1   |     8|
|4     |LUT2   |    30|
|5     |LUT3   |    22|
|6     |LUT4   |    40|
|7     |LUT5   |     2|
|8     |LUT6   |    19|
|9     |FDRE   |    62|
|10    |FDSE   |     7|
|11    |IBUF   |     2|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   244|
|2     |  seg7   |sSegDisplay |    52|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 762.332 ; gain = 503.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 762.332 ; gain = 184.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 762.332 ; gain = 503.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 771.313 ; gain = 525.762
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/A01039835/Documents/GitHub/LabDigitales8/LabDigitales8.runs/synth_1/main_pwm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_pwm_utilization_synth.rpt -pb main_pwm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 771.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 14:57:44 2021...
