---
tags: ğŸŒŸpaper-review security-attack csca
toc: True
---
# Abstract
* L1 Cache ì´ì™¸ì— FPU register file, store bufferì—ì„œì˜ ìœ ì¶œì´ í™•ì¸ë˜ì—ˆë‹¤.
* Zombie loadëŠ” processorì˜ ì´ì „ì— *unexlporedí•œ fill-buffor logic*ì„ ê³µê²©í•œë‹¤.
* *Faulting Load Instruction*ì€ ì¼ì‹œì ìœ¼ë¡œ ê¶Œí•œì´ ë¶€ì—¬ë˜ì§€ ì•ŠëŠ” (ì´ì „ì— current or sibling logical coreì— ì˜í•´ fill bufferë¡œ ë¡œë“œê°€ ë˜ì–´ì§„) ëª©ì ì§€ë¥¼ ì—­ì°¸ì¡°í•  ìˆ˜ ìˆë‹¤.
* ê·¸ëŸ¼ìœ¼ë¡œ logical coreë“¤ ì‚¬ì´ì—ì„œ ìµœê·¼ì— ë¡œë“œë˜ì–´ì§„ *stale value*ë¥¼ ìœ ì¶œ ì‹œí‚¬ ìˆ˜ ìˆë‹¤.
* ì´ê²ƒì„ ë§‰ì„ ë°©ë²•ì€ í˜„ì¬(2018) *hyperthreading*ì„ ë„ëŠ” ê²ƒ ë¿ì´ë‹¤.

# Instruction
* Meltdownì€ user spaceì™€ kernel spaceì˜ ê°•ë ¥í•œ isolationì„ í†µí•´ì„œ ë³´ì™„ì´ ë˜ì—ˆì§€ë§Œ ê·¼ë³¸ì ì¸ ì›ì¹™ì€ transient-execution attackì´ ìˆë‹¤ëŠ” ê²ƒì´ íŒëª…ë˜ì—ˆë‹¤.
* L1 cacheë¿ë§Œ ì•„ë‹ˆë¼ microarchitecture(register file,line-fill buffer, concurrent work, store buffer)ì—ì„œì˜ ë°ì´í„° ìœ ì¶œ ê°€ëŠ¥ì„±ì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤.

## morden processorë“¤ì€ êµ¬ì¡°ì  equivalenceë¥¼ ìœ ì§€í•˜ê¸° ìœ„í•´ ëª¨ë‘ *re-order instruction*ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤. 
  * re-order instructionì„ í†µí•´ì„œ ë¶„ê¸°ë¬¸(exception)ì´ ë°œë™ ë˜ê¸°ì „ì— ë¯¸ë¦¬ ëª…ë ¹ì–´ë¥¼ ì‹¤í–‰ì‹œí‚¤ëŠ” ê²ƒì´ë‹¤.
  * ê·¸ë¦¬ê³  ë¶„ê¸°ë¬¸ì— í•´ë‹¹ë˜ì§€ ì•ŠëŠ” ëª…ë ¹ì–´ë“¤ì€ roll backë˜ì–´ì„œ ë²„ë ¤ì§€ê²Œ ëœë‹¤.
  * roll backì´ ë˜ê²Œ ë¨ìœ¼ë¡œì¨ architectureì—ëŠ” ì˜í–¥ì´ ì—†ì§€ë§Œ, side effectê°€ microarchitectureì— ë‚¨ê²Œëœë‹¤.
  * meltdownì€ ì´ëŸ¬í•œ ê³µê²©ì ì¸ í–‰ë™ ìµœì í™”ë¥¼ *out-of-order*ì„ í†µí•´ dataë¥¼ exploití•˜ê²Œ ëœë‹¤.
  
## Zomibeloadì—ì„œ unexplored microarchitecture bufferë¥¼ ë³´ì—¬ì£¼ë©°, mircoarchitectureê³¼ architectureì˜ ê²°í•¨(fault)ê°€ ì¶”ì¶œë  ìˆ˜ ìˆìŒì„ ë³´ì—¬ì¤€ë‹¤.
  * microarchitecture faults: faults that cause a memory request to be *re-issued* internally without ever becoming architecturally visible.
  * meltdownê°™ì€ ê³µê²©ë“¤ì´ architecture exception(page fault)ê°™ì€ ê²ƒ ì—†ì´ ì¼ì–´ë‚  ìˆ˜ ìˆìŒì„ ì¦ëª…í–ˆë‹¤.
  * ì¦‰ fill buffer logicì„ ê³µê²©í•˜ëŠ” meltdown attack --> Zombieload

* ZombieloadëŠ” ë‚´ë¶€ì ìœ¼ë¡œ *re-issued*ë˜ì–´ì•¼ë§Œ í•˜ëŠ” load instructionë“¤ì´ ì²˜ìŒì— ì¼ì‹œì ìœ¼ë¡œ *(í˜„ì¬ ë˜ëŠ” sibling hyperthreadingìœ¼ë¡œë¶€í„°)(ì´ì „ ë©”ëª¨ë¦¬ operationë“¤ì— ì†í•œ)stale value*ë¥¼ ê³„ì‚°í•˜ëŠ” ê²ƒì„ exploití•œë‹¤.
* Using established trasient execution attack techniques, adversaries can recover the values of such "zombie load" operations.

## Zombie load reveals recent data values without adhering to any explicit address-based selectors.
  * --> Novel type of microarchitecture *data sampling*
  
## DataSampling
  * Missing link between traditional memory-based side channels 
  * Which correlate data address within a victim execution and existing Meltdown-type transient execution attacks that can directly recover data values belonging to an explicit address.
* We combine primitives(ê¸°ì¡´ì˜) from *traditional side-channel attacks* with incidental(ë¶€ìˆ˜ì ì¸) *data sampling*

## Can attack
  1. leak accross processes, 
  2. (privilege boundaries)
  2. accross logical CPU cores
  3. Intel SGX enclave secrets ( loaded from a sibling logical core. )  
    * Extract sealing keys from Intel's architectural quoating enclave  
    * Breagking SGX's confidentiality  
    * Remote attestation guarantees.  
  4. Virtualiztion bounaries
    * hypervisor  
    * diffent virtual machines running on a sibling logical core.

## Prevent
  * Disabling hyperthreading ( Flushing several microarchitectural states during context switches )
  
  
# Background
## Transient Execution Attack
### Out-of-order excution
  * CPUê°€ ë‹¤ë¥¸ execution unitì„ ë³‘ë ¬ì ìœ¼ë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆë„ë¡ í•´ì£¼ê¸°ìœ„í•œ ì„±ëŠ¥ì´ë‹¤.
  * ëª…ë ¹ì–´ë“¤ì€ in-orderë¡œ ëª¨ë‘ micro opsì— ì˜í•´ì„œ decoding ëœë‹¤ìŒì— ì´ê²ƒì€ operandê°€ ì¤€ë¹„ëœ ê²ƒ ë¶€í„° ë¨¼ì € ëª…ë ¹ì„ ì‹¤í–‰ì‹œí‚¨ë‹¤.
  * ê·¸ë¦¬ê³  ê·¸ê²ƒë“¤ì„ *reoder-buffer*ì— ì¤‘ê°„ ê²°ê³¼ê°’ì„ ë„£ì–´ì£¼ê³  ëª…ë ¹ì–´ë“¤ì´ ê¸°ì¡´ì˜ streamê³¼ ë™ì¼ì‹œ í•  ìˆ˜ ìˆë„ë¡ ë³´ì¥í•´ì£¼ê¸° ìœ„í•´ì„œ ê¸°ë‹¤ë¦°ë‹¤.
  * ë§Œì•½ íŠ¹ì • ëª…ë ¹ì–´ë“¤ì´ faultë¼ë©´ ëª…ë ¹ì–´ë“¤ì„ retireì‹œí‚¤ê³  pipelineì„ flushí•´ì£¼ê³  ëª¨ë“  micro ops ê²°ê³¼ë¬¼ë“¤ì„ reorder bufferì—ì„œ ì œê±°ì‹œí‚¨ë‹¤.
### Speculative execution
  * Instruction Piplelineì´ ì¡°ê±´ë¬¸ì´ í•´ê²°ë˜ê¸° ì „ê¹Œì§€ stallingë˜ëŠ” ê²ƒì„ í”¼í•˜ê¸° ìœ„í•´ì„œ ì‹¤í–‰ë˜ì–´ì§„ë‹¤. 
  * í”„ë¡œì„¸ì„œëŠ” ë‹¤ìŒ ê°’ì„ ì˜ˆì¸¡í•˜ì—¬ì„œ ë¯¸ë¦¬ ì‹¤í–‰ì‹œí‚¤ê³  reorder-bufferì— ë„£ì–´ë‘”ë‹¤. ê·¸ë¦¬ê³  íŠ¹ì •ê²½ìš°ì— í‹€ë¦´ ê²½ìš°, out-of-orderê³¼ ë§ˆì°¬ê°€ì§€ë¡œ flushë¥¼ ì‹œí‚¨ë‹¤.
* ì´ ë‘ê°œì˜ executionì€ í‹€ë¦´ ê²½ìš°ë¥¼ ëŒ€ë¹„í•´ì„œ architectureì— commited ë˜ì§€ëŠ” ì•ŠëŠ”ë‹¤.
* commit ë˜ì§€ëŠ” ì•Šì§€ë§Œ ëª…ë ¹ì–´ê°€ ì‹¤í–‰ì€ ë˜ì—ˆê¸° ë–„ë¬¸ì— ì¸¡ì •ë  ìˆ˜ ìˆëŠ” side effectê°€ ë°œìƒëœë‹¤.
* ê·¸ë¦¬ê³  ì´ side effectë¥¼ ì¶”ì¶œì„ í†µí•´ì„œ Transient Execution Attackì„ ì‹¤í–‰ì‹œí‚¨ë‹¤.
* ì „í˜•ì ìœ¼ë¡œ ì´ëŸ° ê³µê²©ë“¤ì€ cache ê¸°ë°˜ì˜ covert channelì´ ìˆê²Œ ë˜ë©°, secret valueë¥¼ ì¶”ì¶œì‹œí‚¤ëŠ” ê²ƒì´ ê°€ëŠ¥í•˜ê²Œëœë‹¤.

## Memory Subsystem
### Cache
* Memory accessì˜ performanceë¥¼ ëŠ˜ë¦¬ê¸° ìœ„í•´ì„œ ì‚¬ìš©ëœë‹¤. 
* ê°€ì¥ ìì£¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì„ ê°€ì¥ ë¹ ë¥¸ internal cache(L1,L1D,L1I,L2)ì— ë„£ì–´ë‘ë©°, Cacheë“¤ì€ ì „í˜•ì ìœ¼ë¡œ ê° ì½”ì–´ë§ˆë‹¤ multivelë¡œ êµ¬ì„±ì´ ë˜ì–´ìˆê³  ê·¸ë“¤ì„ ê³µìœ (LLC)í•˜ëŠ” ê²ƒë˜í•œ ì¡´ì¬í•œë‹¤.
* Modern CPUëŠ” ì „í˜•ì ìœ¼ë¡œ n-way set associative cahcesë“¤ì„ ì‚¬ìš©í•œë‹¤. (containing n cache lines per set)(each typically 64B wide)

### Virtaul Memory
* CPUëŠ” processë“¤ì˜ memory isolationì„ ìœ„í•´ì„œ virtual memoryfmf tkdydgksek.
* Virtual memroyëŠ” Multi-level translation tableë“¤ì„ í†µí•´ physical memory locationìœ¼ë¡œ ë³€í™˜ëœë‹¤.
* Translation tableì€ access control, memory type, referenced memory regionì˜ ì†ì„±ë“¤ì„ ê°–ê³  ìˆë‹¤.
* CPUëŠ” TLBë¼ëŠ” bufferë¥¼ ê°–ê³  ìˆì–´, Translationì„ ìœ„í•œ Cacheë˜í•œ ê°–ê³  ìˆë‹¤.

### Memory Order Buffer
* micro opsëŠ” dedicated execution unitsì— ì˜í•´ì„œ handledë˜ì–´ì§„ë‹¤. 
* Intel CPUëŠ” ì „í˜•ì ìœ¼ë¡œ 2ê°œì˜ unitì„ ê°–ê³  ìˆëŠ”ë°, 
  * reorder bufferëŠ” dependencyë¥¼ ì œê±°ì‹œì¼œì£¼ê³ , 
  * memory order buffer,load buffer, store bufferëŠ” dispatche of memory operationë“¤ì„ controlí•˜ë©°, 
  * memroy dependencyë¥¼ resolveí•˜ê¸° ìœ„í•´ì„œ  ê·¸ë“¤ì˜ progressë¥¼ trackí•œë‹¤. 

### Data Load
* Load operationë“¤ì„ dispatch(ì¤€ë¹„ìƒíƒœì—ì„œ ì‹¤í–‰ìƒíƒœë¡œ ì´ë™)í•˜ê¸° ìœ„í•´ì„œ entryë“¤ì€ load bufferì™€ reorder bufferì— í• ë‹¹ë˜ì–´ì§„ë‹¤.
* í• ë‹¹ëœ load buffer entryëŠ” operationë“¤ì— ëŒ€í•œ ì •ë³´ë“¤(ordering constraints, reorder buffer id, the age of most recent stre) ê°–ê³ ìˆë‹¤.
* Physical addressë¥¼ ê²°ì •í•˜ê¸° ìœ„í•´ì„œ
  * ìƒìœ„ 36bitëŠ” memory management unitì— ì˜í•´ì„œ ë³€í™˜ë˜ì–´ì§„ë‹¤.
  * ë™ì‹œì— ë³€í™˜ë˜ì–´ì§€ì§€ ì•ŠëŠ” í•˜ìœ„ 12bitëŠ” L1Dì— ìˆëŠ” cache setì„ indexí•˜ê¸° ìœ„í•´ì„œ ì‚¬ìš©ë˜ì–´ì¡Œë‹¤.
* ë§Œì•½ TLBì— ë¬¼ë¦¬ ë©”ëª¨ë¦¬ ì£¼ì†Œê°€ ì¦‰ì‹œ ì‚¬ìš© ê°€ëŠ¥í•˜ë‹¤ë©´ ë°”ë¡œ ì“°ì§€ë§Œ ê·¸ë ‡ì§€ ì•Šë‹¤ë©´ PHM(Page miss handler)ê°€ active ë˜ì–´ì„œ page-table walkë¥¼ ì‹¤í–‰í•˜ê²Œ ëœë‹¤. ê·¸ë¦¬ê³  permission checkì™€ í•¨ê»˜ address translationì´ ì‹œì‘ë˜ê²Œ ëœë‹¤. 
* Physical addressì™€ í•¨ê»˜ tagê·¸ë¦¬ê³  way-of the cahceê°€ ê²°ì •ë˜ì–´ì§„ë‹¤.
* ë§Œì•½ ìš”ì²­ëœ dataê°€ L1Dì— ìˆë‹¤ë©´ cache hitê°€ ë°œìƒí•˜ê²Œ ë˜ê³ , load operationì€ ì„±ê³µ ë˜ì–´ì§„ë‹¤.
* <mark>í•˜ì§€ë§Œ L1Dì— ì—†ë‹¤ë©´ LFB(line fill buffer)ë¥¼ í†µí•´ì„œ ë” ë†’ì€ ê³„ì¸µì˜ ë©”ëª¨ë¦¬ë¡œë¶€í„° ê°’ì„ ë°›ê²Œëœë‹¤.</mark>
* LFBëŠ” ë‹¤ë¥¸ cacheë“¤ê³¼ main memoryë¥¼ ìœ„í•œ interfaceë¡œ ì‚¬ìš©ë˜ë©°, outstanding loadë¥¼ trackí•œë‹¤.
* Uncachable memory regionì˜ memory ì ‘ê·¼, ê·¸ë¦¬ê³  non-temporal moves ëª¨ë‘ LFBë¥¼ ê²ªê²Œ ëœë‹¤. 
* ë§Œì•½ load ëª…ë ¹ì–´ê°€ load buffer ì•ˆì— ìˆëŠ” ì´ì „ì˜ load operationì˜ entryë¥¼ ìœ„í•œ ë°˜ì‘ê°’ê³¼ ê°™ë‹¤ë©´ loadëŠ” í•©ì³ì§€ê²Œ ëœë‹¤.
#### Fault
* ë§Œì•½ ë¬¼ë¦¬ ë©”ëª¨ë¦¬ê°€ ì‚¬ìš©í•˜ì§€ ëª»í•˜ëŠ” ê²ƒìœ¼ë¡œ faultê°€ ì¼ì–´ë‚˜ê²Œ ë˜ì–´ë„, page table workëŠ” ì¦‰ì‹œ abortë˜ì§€ ì•Šì„ ê²ƒì´ë‹¤.
* pipelineì— ì‹¤í–‰ì—ì„œ faultì˜ ì¼ì–´ë‚¨ê³¼ ìƒê´€ì—†ì´ ê°ê°€ì˜ stageì—ì„œ undergo ë˜ì—ˆì„ ê²ƒì´ê³ , faultì˜ ê²½ìš° re-issuedë˜ê¸° ë•Œë¬¸ì´ë‹¤. (reissuedì˜ ì •ì˜)
* ë‹¨ì§€ ë§ˆì´í¬ë¡œ ì˜µìŠ¤ì˜ faultingì˜ retirementì—ì„œ faultëŠ” handledë˜ì–´ì§€ê³  pipelineì€ flushedë˜ì–´ì§„ë‹¤.
* ë§Œì•½ faultê°€ load operationê³¼ í•¨ê»˜ ì¼ì–´ë‚˜ì§„ë‹¤ë©´ ì´ê²ƒì€ MOBì— valid and completedë¡œ markingì´ ë  ê²ƒì´ë‹¤.

## Processor Extensions
### Microcode
* ì²˜ìŒì— ëª¨ë“  ëª…ë ¹ì–´ë“¤ì€ CPU coreì—ì„œ hardwiredë˜ì–´ìˆì—ˆë‹¤
* í•˜ì§€ë§Œ ë” ë§ì€ ë³µì¡í•œ ëª…ë ¹ì–´ë“¤ì„ ì§€ì›í•˜ê¸° ìœ„í•´ì„œ microcode ëŠ” ë” ë†’ì€ ë‹¨ê³„ì˜ ëª…ë ¹ì–´ë“¤ì„ multiple hardwarelevel instructionë“¤ì„ ì‚¬ìš©í•˜ë©´ì„œ êµ¬í˜„ê°€ëŠ¥í•˜ê²Œ í–ˆë‹¤.
* ì¤‘ìš”í•˜ê²Œ ì´ê²ƒë“¤ì€ processor vendor ê°€ complex behaviorë¥¼ ì§€ì›í•˜ë„ë¡ í—ˆë½í•´ì£¼ì—ˆê³ , ì‹¬ì§€ì–´ CPU behaviorë¥¼ í™•ì¥í•˜ê³  ìˆ˜ì •í•  ìˆ˜ ìˆë„ë¡ í•´ì£¼ì—ˆë‹¤.
* ìƒˆë¡œìš´ architectureë“¤ì€ ì´ëŸ° mircocode extensionì„ ì´ìš©í•˜ê²Œ í•´ì£¼ì—ˆë‹¤. (intel SGX)
* execution unitì´ hardwareì—ì„œ ë” ë¹ ë¥¸ pathë¡œ ìˆ˜í–‰ë˜ëŠ” ë™ì•ˆ, ë” ë³µì¡í•˜ê³  ëŠë¦° pathì˜ operationë“¤ì€ ì „í˜•ì ìœ¼ë¡œ microcode assitì— ì˜í•´ì„œ ìˆ˜í–‰ë˜ì—ˆë‹¤. 
  * microcode assit points the sequencer to a predefined microcode routine. (microcode assitëŠ” sequencerê°€ ë¯¸ë¦¬ ì •ì˜ëœ microcode routineì„ ê°€ë¦¬í‚¤ë„ë¡ í•œë‹¤.)
* ê·¸ë ‡ê¸° ìœ„í•´ì„œ, execution unitì€ event codeë¥¼ faulting micro-opì˜ ê²°ê³¼ì™€ í•¨ê»˜ ì—°ê´€ì‹œí‚¨ë‹¤.
* <mark>micro-opì˜ execution unitì´ commited ë˜ì–´ì§ˆë•Œ event codeëŠ” out-of-order schedulerê°€ re-orderë²„í¼ì— ëª¨ë“  in-flight micro-opsë¥¼ squashí•˜ë„ë¡ ì§„í–‰ì‹œì¼œì¤€ë‹¤.</mark>
* microcode sequencerëŠ” event codeë¥¼ ì‚¬ìš©í•œë‹¤. microcodeì— ìˆëŠ” ì´ë²¤íŠ¸ì™€ ì—°ê´€ëœ micro opsë¥¼ ì½ê¸° ìœ„í•´ì„œ

### Intel TSX
* Intel TSXëŠ” hardware transaction memory[Intel Haswell CPUì—ì„œ ì†Œê°œë˜ì–´ì§„]ë¥¼ ì§€ì›í•˜ê¸° ìœ„í•œ x86 instruction set extensionì´ë‹¤. 
* TSXì™€ í•¨ê»˜ íŠ¹ì • ì½”ë“œ ë¶€ë¶„ì€ transactionallyí•˜ê²Œ ìˆ˜í–‰ë˜ì–´ì§„ë‹¤.
* ë§Œì•½ ì „ì²´ ì½”ë“œ regionì´ ì„±ê³µì ìœ¼ë¡œ ìˆ˜í–‰ëœë‹¤ë©´ memory operationsì€ ë‹¤ë¥¸ logical processì— commitë˜ì–´ì§„ë‹¤.
* ë§Œì•½ transactionë™ì•ˆ issueê°€ ë°œìƒëœë‹¤ë©´ tarnsaction abortëŠ” executionì„ ëª¨ë“  ìˆ˜í–‰ëœ ëª…ë ¹ë“¤ì„ ë²„ë¦¬ê³ , ì´ì „ transactionì´ ì‹¤í–‰ë˜ë˜ ê³³ìœ¼ë¡œ roll backì‹œí‚¨ë‹¤. 
* Transaction abortëŠ” ë‹¤ë¥¸ ë‹¤ë¥¸ ë¬¸ì œë¥¼ ì•¼ê¸°ì‹œí‚¨ë‹¤. 
  * Conflictingë˜ê³  ìˆëŠ” ë©”ëª¨ë¦¬ operationì´ ë°œìƒí•˜ëŠ”ë°, ë‹¤ë¥¸ logical proessorê°€ transatctionì—ì„œ ìˆ˜ì •ë˜ì–´ì§„ adressë¡œë¶€í„° ë°ì´í„°ë¥¼ ì½ê³ , ê·¸ë¦¬ê³  ì‚¬ìš©ë˜ê³  ìˆëŠ” transactionì— ê·¸ ë°ì´í„° ê°’ì„ ì“´ë‹¤.
* ê²Œë‹¤ê°€ transactionì—ì„œ ì“°ì´ê³  ì½íŒ ë°ì´í„°ë“¤ì€ ì„±ê³µì ì¸ transactionì„ ìœ„í•´ì„œ LLCì™€ L1 cache ê°ê°ì˜ sizeë¥¼ ì´ˆê³¼í•  ìˆ˜ ì—†ë‹¤.
* ëª‡ëª‡ì˜ instructionê³¼ system eventë“¤ì€ transactionì´ abortë˜ëŠ” ì›ì¸ì´ ë  ê²ƒì´ë‹¤.

### Intel SGX
* Skylake microarchitureì—ì„œ Intelì€ SGXë¥¼ ë°œí‘œí•˜ì˜€ë‹¤.
* isolating trusted codeë¥¼ ìœ„í•œ instruction set extension
* SGXëŠ” enclaveì•ˆì—ì„œ trusted codeë¥¼ ì‹¤í–‰ì‹œí‚¨ë‹¤.
  * enclaveëŠ” í‰ë²”í•œ host application processì˜ virtual address spaceì— mappedë˜ì–´ìˆë‹¤.
  * í•˜ì§€ë§Œ H/W ìì²´ì— ì˜í•´ì„œ systemì˜ rest(?)ë¡œë¶€í„° isolationë˜ì–´ìˆë‹¤.
* SGX ëª¨ë¸ì˜ ìœ„í—˜ì€ OSì™€ ë‹¤ë¥¸ running applicationì´ íƒ€í˜‘ë  ìˆ˜ ìˆê³  ê·¸ë¦¬ê³  ê·¸ë˜ì„œ ì‹ ë¢°ì„±ì´ ì—†ë‹¤ê³  ê°€ì •í•œë‹¤.
* non-enclave modeì—ì„œ SGX enclave memoryë¡œì˜ ì ‘ê·¼í•˜ê¸° ìœ„í•œ ëª¨ë“  ì‹œë„ë“¤ì€ abort page semanticsë¥¼ ê²°ê³¼ë¥¼ ë³´ì˜€ë‹¤.
  * current privilege levelì— ìƒê´€ì—†ì´ ì½ìœ¼ë©´ 0xffì˜ dummy ê°’ì„ returní•˜ê³  ì“°ê¸°ë¥¼ í•˜ë©´ ë¬´ì‹œë˜ì–´ì§„ë‹¤.
* ë” ë‚˜ì•„ê°€ì„œ memory busë¥¼ íƒì§€í•˜ëŠ” ê°•ë ¥í•œ ë¬¼ë¦¬ì ì¸ ê³µê²©ìë“¤ì„ ë³´í˜¸í•˜ê¸° ìœ„í•´ì„œ, SGX hardwareë“¤ì€ ëª…ë°±íˆ enclaveë¡œ ì‚¬ìš©ë˜ê³  ìˆëŠ” ë©”ëª¨ë¦¬ regionì„ ì•”í˜¸í™”í•œë‹¤.
* ìˆ˜ ë§ì€ ì‹œê°„ë™ì•ˆ ì—°êµ¬ìë“¤ì€ ë‹¤ì–‘í•œ ë°©ë²•ìœ¼ë¡œ SGXë¥¼ ìœ ì¶œì‹œí‚¤ê³ ì í•˜ì˜€ê³ , ìµœê·¼ì— SGXëŠ” ë˜í•œ transient execution attack(í•„ìˆ˜ì ìœ¼ë¡œ microcode updateë˜ê³  security version numberë¥¼ ì¦ê°€ì‹œí‚¤ëŠ”)ì— ì˜í•´ compromised ë˜ì—ˆë‹¤.
* ëª¨ë“  SGX ìœ ë„ë˜ê³  attestationëœ SVNì„ í¬í•¨í•œë‹¤. í˜„ì¬ microcode versionì„ ë°˜ì˜í•˜ê¸° ìœ„í•´ì„œ ê·¸ë¦¬ê³  ê·¸ëŸ¬ë¯€ë¡œ securtiy levelì„ ë°˜ì˜í•˜ê¸° ìœ„í•´ì„œ
#### Instruction
* ë¹„í—ˆë½ëœ OSê°€ vectoringí•˜ê¸°ì „ì— SGXëŠ” enclaveì˜ SSA(save state area)ì•ˆì— CPU registerë¥¼ ì•ˆì „í•˜ê²Œ ì €ì¥í•œë‹¤. 
##### eenter
* redirects control flow to an enclave entry point 
##### eexit
* transfers back to the untrusted host application
##### ersume
* restore processor state from the SSA frame and continue a previously interrupted enlcave
#### egetkey
* SGX-capable processsors feature cryptographic key derivation(ìœ ë„) facilites (CPU level master secretì— ê¸°ë°˜ë˜ì–´ì„œ)
* a secure measuremnet of the calling enclave's initial code and data
* ì´ í‚¤ë¥¼ ì‚¬ìš©í•¨ìœ¼ë¡œì¨ enclaveë“¤ì€ ì•ˆì „í•˜ê²Œ untrusted persistent storageì— secretë“¤ì„ sealí• ìˆ˜ ìˆë‹¤. 
* ê·¸ë¦¬ê³  ê°™ì€ í”„ë¡œì„¸ìŠ¤ì— ê±°ì£¼í•˜ê³  ìˆëŠ” ë‹¤ë¥¸ enclavesë“¤ê³¼ secure commication channelì„ ì„¤ì¹˜í•  ìˆ˜ ìˆë‹¤. 
* ë” ë‚˜ì•„ê°€ì„œ ì›ê²© ì¦ëª…ì´ ê°€ëŠ¥í•˜ê¸° ìœ„í•´ì„œ intelì€ trusted quoating enclave(unseal an Intel-private key)ë¥¼ ì œê³µí•œë‹¤. 
* ê·¸ë¦¬ê³  ë¹„ëŒ€ì¹­ì¦ëª…ì„ local enclaveë¥¼ ë„˜ì–´ì„œ ì‚¬ìš©í•œë‹¤.


# Attack Overview
## Overview

* <mark>ZombieLoadëŠ” í˜„ì¬ ë¬¼ë¦¬ CPUì— ë©”ëª¨ë¦¬ë¡œë“œì˜ ê°’ì„ ê´€ì°°í•˜ëŠ” transient-execution attackì´ë‹¤. </mark> 
* <mark> *Fill buffer*ë¥¼ exploití•˜ëŠ” ZombieloadëŠ” ëª¨ë“  ë¬¼ë¦¬ CPU coreì˜ ë…¼ë¦¬ CPUì— ì˜í•´ì„œ ì ‘ê·¼ë  ìˆ˜ ìˆê³  ê·¸ë¦¬ê³  processesë“¤ ì‚¬ì´ì—ì„œ, privilege levelë“¤ ì‚¬ì´ì—ì„œ êµ¬ë¶„ë˜ì§€ ì•ŠëŠ”ë‹¤.</mark>
* load bufferëŠ” ë©”ëª¨ë¦¬ subsystemìœ¼ë¡œë¶€í„° ëª¨ë“  ë©”ëª¨ë¦¬ ë¡œë“œë¥¼ ìœ„í•´ì„œ queueì²˜ëŸ¼ ì‘ë™í•œë‹¤.
* CPUê°€ ì‹¤í–‰ë™ì•ˆ memory loadë¥¼ ë§Œë‚˜ê²Œ ë ë•Œ ì´ê²ƒì€ load bufferì—ì„œ entryë¥¼ ì˜ˆì•½í•œë‹¤.
* ë§Œì•½ loadê°€ L1 hitê°€ ì•„ë‹ˆë¼ë©´ ì´ê²ƒì€ ì¶”ê°€ì ìœ¼ë¡œ fill-buffer entryë¥¼ ìš”ì²­í•˜ê²Œ ëœë‹¤.
* ìš”ì²­ëœ ë°ì´í„°ê°€ ë¡œë“œê°€ ë˜ì—ˆì„ ë•Œ memory subsystemì€ í•´ë‹¹ëœ loadì™€ fill buffer entryë“¤ì„ free ì‹œí‚¨ë‹¤. ( ì´ë¶€ë¶„ì—ì„œ ì‚¬ìš©ëœ load instructionì€ retire ë  ê²ƒì´ë‹¤)
* í•˜ì§€ë§Œ ìš°ë¦¬ëŠ” ê´€ì¸¡í–ˆë‹¤. ë³µì¡í•œ microarchitecture condition(e.g fault)ì„ ì–»ëŠ” ê²ƒ ì•„ë˜ì—ì„œ ë¡œë“œëŠ” microcode assitë¥¼ ìš”ì²­í•˜ê³ , <mark>ì´ê²ƒì€ ì²«ë²ˆì§¸ë¡œ re-issued eventuallyê°€ ë°œìƒë˜ê¸° ì „ì—stale valueë¥¼ ì½ëŠ”ë‹¤.</mark>
* ì´ì „ì˜ meltdownë¥˜ì˜ ê³µê²©ë“¤ê³¼ëŠ” ë‹¤ë¥´ê²Œ ê³µê²©ìê°€ íŠ¹ì§•ì§€ì€ ì£¼ì†Œê°’ì— ê¸°ë°˜í•˜ì—¬ ê°’ì„ ìœ ì¶œì‹œí‚¤ì§€ ëª»í•˜ê³  <mark> ë¬¼ë¦¬ cpu coreì—ì„œ í˜„ì¬ ë¡œë“œëœ ëª¨ë“  ê°’ë“¤ì„ ê°„ë‹¨íˆ ìœ ì¶œì‹œí‚¨ë‹¤. </mark>
* ì´ê²ƒì´ ë§ì€ ì œì•½ì´ ìˆëŠ” ê²ƒ ì²˜ëŸ¼ ë³´ì´ì§€ë§Œ ìƒˆë¡œìš´ ì˜ì—­ì˜ ê°•ë ¥í•œ ê³µê²©ì´ê³ , ì „í†µì ì¸ ë¶€ì±„ë„ ê³µê²©ë“¤ê³¼ í•©ì³ì¡Œì„ ë•Œ ì‹¬ì§€ì–´ ë” ê°•ë ¥í•´ì§„ë‹¤.

## Microarchitectural Root Cause
* Meltdown, Foreshadow, Fallout ë™ì•ˆ ìœ ì¶œì˜ ì›ì²œ(source)ëŠ” ë¶„ëª…í•´ì¡Œë‹¤. ê·¸ë¦¬ê³  ë‚©ë“í•  ìˆ˜ ìˆëŠ” ì›ì²œì´ ìˆë‹¤.
* í•˜ì§€ë§Œ ZombieLoadëŠ” ì™„ì „íˆ ë¶„ëª…í•˜ì§€ ì•Šë‹¤.
* ìœ ì¶œì„ ê´€ì¸¡í•˜ê¸° ìœ„í•´ì„œ ìš°ë¦¬ê°€ í•„ìˆ˜ì ìœ¼ë¡œ ë§Œë“¤ì–´ì§„ blockì„ í™•ì¸ë©´ì„œ, ìš°ë¦¬ëŠ” ê°€ì„¤ì„ ì œê³µí•  ìˆ˜ ìˆì—ˆë‹¤. ì™œ ë§Œë“¤ì–´ì§„ ë¸”ëŸ­ë“¤ì˜ ìƒí˜¸ì‘ìš©ì´ ê´€ì¸¡ë˜ëŠ” ìœ ì¶œì„ ì´ëŒ ìˆ˜ ìˆëŠ”ì§€ë¥¼
* ìš°ë¦¬ëŠ” ë‹¨ì§€ ì¸í…” CPUì—ì„œ ë°ì´í„° ìœ ì¶œì„ ê´€ì¸¡í•  ìˆ˜ ìˆì—ˆê¸° ë•Œë¬¸ì—, ìš°ë¦¬ëŠ” ì´ê²ƒì€ ìŠ¤í™í„°ê°€ ì•„ë‹ˆë¼ ë©œíŠ¸ë‹¤ìš´ë¥˜ì˜ êµ¬í˜„ ì´ìŠˆë¼ ê°€ì •í–ˆë‹¤.
* ìš°ë¦¬ì˜ ê°€ì •ì„ ìœ„í•´ì„œ ìš°ë¦¬ëŠ” ìš°ë¦¬ì˜ ê´€ì¸¡ê³¼ ìµœê·¼ì— ì¡´ì¬í•˜ì§€ ì•ŠëŠ” fill bufferì˜ ê³µì‹ë¬¸ì„œë¥¼ ê²°í•©í•˜ì˜€ë‹¤.
* ê¶ê·¹ì ìœ¼ë¡œ ìš°ë¦¬ëŠ” ìš°ë¦¬ì˜ ê°€ì„¤ì„ ì¦ëª…í•˜ì§€ë„ ì¦ëª…ì•Ší•˜ì§€ë„ ëª»í–ˆë‹¤. 

### <mark>Stale-Entry Hypothesis</mark> 
* ëª¨ë“  LOADëŠ” load bufferì˜entryì™€ ì ì¬ëœ fill bufferì˜ entryì™€ ì—°ê´€ë˜ì–´ìˆë‹¤.
* loadê°€ ë³µì‘í•© ìƒí™©ì„ ë§Œë‚¬ì„ë•Œ (fault)ê°™ì€ ì´ê²ƒì€ micro assistë¥¼ ìš”êµ¬í•œë‹¤.
* ì´ micro assistëŠ” machineì„ ê¹”ë”í•˜ê²Œ ë¹„ì›Œì£¼ëŠ”ë° ë„ì›€ì„ ì¤€ë‹¤.(pipeë¥¼ flushí•˜ë©´ì„œ)
* pipelineì´ flush ë˜ëŠ” ê³¼ì •ì—ì„œ ì´ë¯¸ ì‹¤í–‰ì¤‘ì¸ ëª…ë ¹ì–´ë“¤ì€ ì—¬ì „íˆ ì‹¤í–‰ì„ ì™„ë£Œí•˜ë ¤ê³  í•©ë‹ˆë‹¤.(ì‹¤í–‰í•˜ê³  ìˆìŠµë‹ˆë‹¤.)
* ì´ê²ƒì€ ì¶”ê°€ì ì¸ delayë¥¼ ë°œìƒì‹œí‚¤ì§€ ì•Šê¸° ìœ„í•´ì„œ ê°€ëŠ¥í•œ ë¹¨ë¦¬ ì¼ì–´ë‚˜ì•¼ë§Œ í•˜ëŠ”ë°, ìš°ë¦¬ëŠ” fill-buffer entriesì™€ ê¸ì •ì ìœ¼ë¡œ ë¬¼ë¦¬ì£¼ì†Œì˜ ë¶€ë¶„ê³¼ ê°€ëŠ¥í•œ ì¼ì¹˜í•  ê²ƒìœ¼ë¡œ ì˜ˆì¸¡í•©ë‹ˆë‹¤. 
* ê·¸ëŸ¼ìœ¼ë¡œ loadëŠ” ì´ì „ ë¡œë“œì— ìœ íš¨í–ˆë˜ ì˜ëª»ëœ fill-buffer entryë¡œ ê³„ì†ë©ë‹ˆë‹¤.
* ì´ê²ƒì€ í•˜ë“œì›¨ì–´ì—ì„œ freeì´í›„ ì‚¬ìš© ì·¨ì•½ì ì„ ì•¼ê¸°í•©ë‹ˆë‹¤. 
* ì¸í…”ì€ fill bufferë¥¼ hyperthreadingì—ì„œ ê²½ìŸì ìœ¼ë¡œ ê³µìœ ëœ ê²ƒìœ¼ë¡œì¨ fill bufferë¥¼ ê¸°ìˆ í•©ë‹ˆë‹¤.
* ë‘ê°œì˜ ë…¼ë¦¬ ì½”ì–´ë“¤ì´ ì „ì²´ fill bufferë¥¼ ì–»ìŒìœ¼ë¡œì¨
* ê²°ê³¼ì ìœ¼ë¡œ stale fill buffer entryëŠ” ë˜í•œ í˜•ì¬ ë…¼ë¦¬ì½”ì–´ì˜ ì´ì „ì— ë¡œë“œëœ ê²ƒìœ¼ë¡œë¶€í„° ë  ìˆ˜ ìˆë‹¤.
* ê²°ë¡ ì ìœ¼ë¡œ load instructionì€ ì´ì „ì— ë¡œë“œë¡œ ë¶€í„° íƒ€ë‹¹í•œ ê°’ì„ ë¡œë“œí•˜ê²Œ ëœë‹¤.

### Leakage Source
* ìœ ì¶œë˜ëŠ” ë°ì´í„°ì˜ ê°€ëŠ¥í•œ ì›ì¹œë“¤ì„ ì¤„ì´ê¸° ìœ„í•´ì„œ ë‘ê°€ì§€ì˜ ì‹¤í—˜ì„ ì œì•ˆí–ˆë‹¤.
* ìš°ë¦¬ì˜ ì²«ë²ˆì§¸ ì‹¤í—˜ì—ì„œ ìš°ë¦¬ëŠ” uncachable í˜ì´ì§€ë“¤ì„ markedí–ˆë‹¤. (page-table entry)ë¥¼ í†µí•´ì„œ ê·¸ë¦¬ê³  ì¼€ì‹œë¡œë¶€í„° ì´ í˜ì´ì§€ë“¤ì„ flushed ì‹œì¼°ë‹¤.
* ê²°ë¡ ì ìœ¼ë¡œ ëª¨ë“  ë©”ëª¨ë¦¬ ë¡œë“œëŠ” ëª¨ë“  cache ë ˆë²¨ì„ í”¼í•˜ê³  ë©”ì¸ë©”ëª¨ë¦¬ë¡œë¶€í„° fill bufferë¡œ ì´ë™ì´ ëœë‹¤.
* ìš°ë¦¬ëŠ” ê·¸ëŸ¬ê³  uncacheable memory pageì— secretë¥¼ ì“´ë‹¤. ìºì‹œì— dataì˜ copyê°€ ì—†ëŠ” ê²ƒì„ ë³´ì¥í•˜ê¸° ìœ„í•´ì„œ
* uncacheable memory pageë¡œë¶€í„° ë°ì´í„°ë¥¼ ë¡œë”©í• ë•Œ, ìš°ë¦¬ëŠ” leakageë¥¼ ë³´ê²Œë˜ì—ˆë‹¤. í•˜ì§€ë§Œ leakage rateëŠ” ë‹¨ì§€ byte/s ì •ë„ ë°–ì— ë˜ì§€ ì•Šì•˜ë‹¤. (5.91B/s) 
* ìš°ë¦¬ëŠ” ì´ ìœ ì¶œì„ fill bufferì˜ íƒ“ìœ¼ë¡œ ëŒë¦´ ìˆ˜ ìˆì—ˆë‹¤.
* ì´ê²ƒì€ ë˜í•œ ë™ì‹œ ì‘ì—…ì„±ì—ì„œ exploitedë˜ì—ˆë‹¤.
* ìš°ë¦¬ì˜ ê°€ì„¤ì€ <MEM_LOAD_RETIRED.FB_HIT performace counter>ì— ì˜í•´ì„œ ë’·ë°›ì¹¨ ë˜ì—ˆë‹¤.
* ì´ê²ƒì€ ìˆ˜ì²œ ë¹„íŠ¸ì˜ line-fill-buffer hitë¥¼ ë³´ì—¬ì£¼ì—ˆë‹¤.
* Intelì€ ì£¼ì¥í–ˆë‹¤. ì´ ìœ ì¶œì€ ë‹¨ì§€ fill bufferë¡œë¶€í„°ìˆë‹¤ê³ , í•˜ì§€ë§Œ ìš°ë¦¬ì˜ ë‘ë²ˆì§¸ ì‹¤í—˜ì€ ë³´ì—¬ì£¼ì—ˆë‹¤. line-fill bufferê°€ ë‹¨ì§€ ìœ ì¶œì˜ sourceê°€ ì•„ë‹ ê²ƒì´ê³ 
* ìš°ë¦¬ëŠ” Intel TSXë¥¼ ì–¸ê¸‰í•œë‹¤. ë©”ëª¨ë¦¬ì˜ ì ‘ê·¼ì´ line-fill bufferë¥¼ ë„ë‹¬í•˜ì§€ ëª»í•˜ëŠ” ê²ƒì„ ë³´ì¥í•˜ê¸° ìœ„í•´ì„œ ë‹¤ìŒê³¼ ê°™ì´!!
* Transactionì•ˆì—ì„œ ìš°ë¦¬ëŠ” ì²«ë²ˆì¨°ë¡œ secret Valueë¥¼ ê·¸ë¦¬ê³  ì´ì „ì— ë‹¤ë¥¸ ê°’ìœ¼ë¡œ ì´ˆê¸°ì™€ ë˜ì—ˆë˜ ë©”ëª¨ë¦¬ locationì— ì“´ë‹¤. 
* Transactionì•ˆì—ì„œ ì“´ ê°’ì€ ë³´ì¥í•œë‹¤. ì£¼ì†Œê°’ì€ transactionì˜ write setì— ìˆê³  ê·¸ë¦¬ê³  ê·¸ëŸ¼ìœ¼ë¡œ L1ì— ìˆë‹¤ê³ !!
* Cacheë¡œ ë¶€í„° write setì—ì„œ dataë¥¼ ì¶”ì¶œí•˜ëŠ” ê²ƒì€ transaction abortë¥¼ ë§Œë“ ë‹¤.
* ê·¸ëŸ¼ìœ¼ë¡œ ëª¨ë“  ì—°ì†ì ì¸ write setìœ¼ë¡œë¶€í„° dataê¹Œì§€ì˜ ë©”ëª¨ë¦¬ ì ‘ê·¼ì€ ë³´ì¥í•œë‹¤. ì´ê²ƒì´ L1ìœ¼ë¡œë¶€í„° ë°›ì•„ì¡Œê³  ê·¸ë¦¬ê³  ê·¸ë˜ì„œ line-fill bufferë¡œ ë³´ë‚´ì ¸ì§€ì§€ ì•Šì•˜ë‹¤ëŠ” ê²ƒì„.
* ì´ ì‹¤í—˜ì—ì„œ ìš°ë¦¬ëŠ” ë†’ì€ ë¹„ìœ¨ì˜ ìœ ì¶œì„ ê´€ì¸¡í–ˆê³  ì´ë¦¬ê³  ì´ê²ƒì€ KB/sì´ì—ˆë‹¤.
* ë” ì¤‘ìš”í•˜ã…“ê²Œ ìš°ë¦¬ëŠ” ë‹¨ì§€ TSX transactionì—ì„œ ì“°ì—¬ì§„ ê°’ ë¿ë§Œ ì•„ë‹ˆë¼, transactionì´ì „ì— ë©”ëª¨ë¦¬ loactionì—ì„œ ì“°ì—¬ì§„ ê°’ì„ ë³¼ ìˆ˜ ìˆì—ˆë‹¤.
* ìš°ë¦¬ì˜ ê°€ì„¤(line-fill bufferê°€ Performance Counterë¥¼ ê´€ì¸¡í•˜ëŠ” ê²ƒì— ì˜í•´ì„œ ë’·ë°›ì¹¨ë˜ì–´ì§€ëŠ” ê²ƒ)ì€ ë‹¨ì§€ leakgeì˜ ì›ì²œë¿ì´ ì•„ë‹ˆë‹¤.
* MEM_LOAD_RETured.FB_HIT ê·¸ë¦¬ê³  MEM_LOAD_RETIRED.L1MISS performance counterë“¤ì€ ì¶©ë¶„í•˜ê²Œ ì˜¤ë¥´ì§€ ì•Šì•˜ë‹¤.
* ë°˜ë©´ì— MEM_LOAD_RETIRED.L1_HIT performance counterëŠ” ìˆ˜ì²œì˜ L1 Hitë¥¼ ë³´ì—¬ì£¼ì—ˆë‹¤.
* victim coreì—ì„œ ë°ì´í„° ìœ ì¶œì„ í‰ê°€í•˜ëŠ” ë™ì•ˆ, ìš°ë¦¬ëŠ” Attacker coreì—ì„œì˜ performace counterì¸ MEM_LOAD_RETIRED.FB_HITë¥¼ ê´€ì¸¡í•˜ì˜€ë‹¤. 
* ë§Œì•½ ì£¼ì†Œê°’ì´ cachedë˜ì—ˆë‹¤ë©´ ìš°ë¦¬ëŠ” Peason correlation(rp = 0.02)ì™€ ê´€ê³„ìˆìŒì„ ê´€ì¸¡í•  ìˆ˜ ìˆì—ˆë‹¤. correct recoveriesì™€  line-fill buffer hitsë“¤ ì‚¬ì´ì—ì„œ, no associationì„ ë‚˜íƒ€ë‚´ë©´ì„œ
* í•˜ì§ë‚˜ victim coreì—ì„œ ë°ì´í„°ê°€ flushingë˜ê³  ìˆëŠ” ë™ì•ˆì—, ì—°ì†ì ì¸ ì ‘ê·¼ì´ LFBë¥¼ í†µê³¼í•´ì•¼ë§Œ í•˜ê¸°ì— ,ìš°ë¦¬ëŠ” ê°•ë ¥í•œ ì—°ê´€ê´€ê³„(rp= 0.86)ë¥¼ ê´€ì¸¡í•˜ì˜€ë‹¤.
* ì´ê²°ê³¼ëŠ” ë‹¨ì§€ line-fill bufferê°€ leakageì˜ ì›ì²œì´ ì•„ë‹ˆë¼ëŠ” ê²ƒì„  ë‚˜íƒ€ë‚¸ë‹¤ 
* í•˜ì§€ë§Œ ë‹¤ë¥¸ ì„¤ëª…ì€ performance counterê°€ ì´ëŸ° corner casesì—ì„œ reliableí•˜ì§€ ëª»í•˜ë‹¤ëŠ” ê²ƒì´ë‹¤.
* Future workëŠ” ì´ê²ƒì€ ì¡°ì‚¬ í•´ì•¼ë§Œí•œë‹¤.!!

### Classification
* ì´ ì„¹ì…˜ì—ì„œ ìš°ë¦¬ëŠ” memory-based side channelì™€ transient-execution attackì„ classifyí•˜ëŠ” ë°©ë²•ì„ ì†Œê°œí•œë‹¤.
* ëª¨ë“  ì´ëŸ¬í•œ ê³µê²© ë™ì•ˆì— ìš°ë¦¬ëŠ” ê°€ì •í•œë‹¤. íƒ€ê²Ÿ í”„ë¡œê·¸ë¨ë“¤ì´ memory operationì„ ì‹¤í–‰í•œë‹¤. í”„ë¡œê·¸ë¨ì˜ í˜„ì¬ instruction pointerì—ì„œ íŠ¹ì • ì£¼ì†Œì—ì„œ íŠ¹ì •í•œ ë°ì´í„° ê°’ë“¤ê³¼ í•¨ê»˜. 
* 
