

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Mon Apr 24 23:15:02 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F45K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 06/04/2022 GMT
    14                           ; 
    15                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F45K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _TMR0L	set	4054
    48   000000                     _TMR0H	set	4055
    49   000000                     _PORTAbits	set	3968
    50   000000                     _PORTA	set	3968
    51   000000                     _TRISA	set	3986
    52   000000                     _ANSELA	set	3896
    53   000000                     _T0CON	set	4053
    54   000000                     _TMR0IF	set	32658
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007F8A                     __pcinit:
    60                           	callstack 0
    61   007F8A                     start_initialization:
    62                           	callstack 0
    63   007F8A                     __initialization:
    64                           	callstack 0
    65   007F8A                     end_of_initialization:
    66                           	callstack 0
    67   007F8A                     __end_of__initialization:
    68                           	callstack 0
    69   007F8A  0100               	movlb	0
    70   007F8C  EFC8  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000001                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000001                     ??_main:
    76                           
    77                           ; 1 bytes @ 0x0
    78   000001                     	ds	2
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 20 in file "newmain.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;		None
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2, status,0
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    99 ;;      Params:         0       0       0       0       0       0       0
   100 ;;      Locals:         0       0       0       0       0       0       0
   101 ;;      Temps:          2       0       0       0       0       0       0
   102 ;;      Totals:         2       0       0       0       0       0       0
   103 ;;Total ram usage:        2 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112   007F90                     __ptext0:
   113                           	callstack 0
   114   007F90                     _main:
   115                           	callstack 31
   116   007F90  0E00               	movlw	0
   117   007F92  010F               	movlb	15	; () banked
   118   007F94  6F38               	movwf	56,b	;volatile
   119   007F96  0EFE               	movlw	254
   120   007F98  6E92               	movwf	146,c	;volatile
   121   007F9A  0E00               	movlw	0
   122   007F9C  6E80               	movwf	128,c	;volatile
   123   007F9E  0E84               	movlw	132
   124   007FA0  6ED5               	movwf	213,c	;volatile
   125   007FA2  0E0B               	movlw	11
   126   007FA4  6ED7               	movwf	215,c	;volatile
   127   007FA6  0EDC               	movlw	220
   128   007FA8  6ED6               	movwf	214,c	;volatile
   129   007FAA                     l705:
   130   007FAA  A4F2               	btfss	4082,2,c	;volatile
   131   007FAC  EFDA  F03F         	goto	u11
   132   007FB0  EFDC  F03F         	goto	u10
   133   007FB4                     u11:
   134   007FB4  EFF0  F03F         	goto	l713
   135   007FB8                     u10:
   136   007FB8  94F2               	bcf	4082,2,c	;volatile
   137   007FBA  0E0B               	movlw	11
   138   007FBC  6ED7               	movwf	215,c	;volatile
   139   007FBE  0EDC               	movlw	220
   140   007FC0  6ED6               	movwf	214,c	;volatile
   141   007FC2  A080               	btfss	128,0,c	;volatile
   142   007FC4  EFE6  F03F         	goto	u21
   143   007FC8  EFEA  F03F         	goto	u20
   144   007FCC                     u21:
   145   007FCC  6A01               	clrf	??_main^0,c
   146   007FCE  2A01               	incf	??_main^0,f,c
   147   007FD0  EFEB  F03F         	goto	u38
   148   007FD4                     u20:
   149   007FD4  6A01               	clrf	??_main^0,c
   150   007FD6                     u38:
   151   007FD6  5080               	movf	128,w,c	;volatile
   152   007FD8  1801               	xorwf	??_main^0,w,c
   153   007FDA  0BFE               	andlw	-2
   154   007FDC  1801               	xorwf	??_main^0,w,c
   155   007FDE  6E80               	movwf	128,c	;volatile
   156   007FE0                     l713:
   157   007FE0  0E09               	movlw	9
   158   007FE2  6E02               	movwf	(??_main+1)^0,c
   159   007FE4  0E1E               	movlw	30
   160   007FE6  6E01               	movwf	??_main^0,c
   161   007FE8  0EE4               	movlw	228
   162   007FEA                     u47:
   163   007FEA  2EE8               	decfsz	wreg,f,c
   164   007FEC  D7FE               	bra	u47
   165   007FEE  2E01               	decfsz	??_main^0,f,c
   166   007FF0  D7FC               	bra	u47
   167   007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   168   007FF4  D7FA               	bra	u47
   169   007FF6  D000               	nop2	
   170   007FF8  EFD5  F03F         	goto	l705
   171   007FFC  EF00  F000         	goto	start
   172   008000                     __end_of_main:
   173                           	callstack 0
   174   000000                     
   175                           	psect	rparam
   176   000000                     
   177                           	psect	idloc
   178                           
   179                           ;Config register IDLOC0 @ 0x200000
   180                           ;	unspecified, using default values
   181   200000                     	org	2097152
   182   200000  FF                 	db	255
   183                           
   184                           ;Config register IDLOC1 @ 0x200001
   185                           ;	unspecified, using default values
   186   200001                     	org	2097153
   187   200001  FF                 	db	255
   188                           
   189                           ;Config register IDLOC2 @ 0x200002
   190                           ;	unspecified, using default values
   191   200002                     	org	2097154
   192   200002  FF                 	db	255
   193                           
   194                           ;Config register IDLOC3 @ 0x200003
   195                           ;	unspecified, using default values
   196   200003                     	org	2097155
   197   200003  FF                 	db	255
   198                           
   199                           ;Config register IDLOC4 @ 0x200004
   200                           ;	unspecified, using default values
   201   200004                     	org	2097156
   202   200004  FF                 	db	255
   203                           
   204                           ;Config register IDLOC5 @ 0x200005
   205                           ;	unspecified, using default values
   206   200005                     	org	2097157
   207   200005  FF                 	db	255
   208                           
   209                           ;Config register IDLOC6 @ 0x200006
   210                           ;	unspecified, using default values
   211   200006                     	org	2097158
   212   200006  FF                 	db	255
   213                           
   214                           ;Config register IDLOC7 @ 0x200007
   215                           ;	unspecified, using default values
   216   200007                     	org	2097159
   217   200007  FF                 	db	255
   218                           
   219                           	psect	config
   220                           
   221                           ; Padding undefined space
   222   300000                     	org	3145728
   223   300000  FF                 	db	255
   224                           
   225                           ;Config register CONFIG1H @ 0x300001
   226                           ;	Oscillator Selection bits
   227                           ;	FOSC = HSHP, HS oscillator (high power > 16 MHz)
   228                           ;	4X PLL Enable
   229                           ;	PLLCFG = 0x0, unprogrammed default
   230                           ;	Primary clock enable bit
   231                           ;	PRICLKEN = 0x1, unprogrammed default
   232                           ;	Fail-Safe Clock Monitor Enable bit
   233                           ;	FCMEN = 0x0, unprogrammed default
   234                           ;	Internal/External Oscillator Switchover bit
   235                           ;	IESO = 0x0, unprogrammed default
   236   300001                     	org	3145729
   237   300001  22                 	db	34
   238                           
   239                           ;Config register CONFIG2L @ 0x300002
   240                           ;	unspecified, using default values
   241                           ;	Power-up Timer Enable bit
   242                           ;	PWRTEN = 0x1, unprogrammed default
   243                           ;	Brown-out Reset Enable bits
   244                           ;	BOREN = 0x3, unprogrammed default
   245                           ;	Brown Out Reset Voltage bits
   246                           ;	BORV = 0x3, unprogrammed default
   247   300002                     	org	3145730
   248   300002  1F                 	db	31
   249                           
   250                           ;Config register CONFIG2H @ 0x300003
   251                           ;	Watchdog Timer Enable bits
   252                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   253                           ;	Watchdog Timer Postscale Select bits
   254                           ;	WDTPS = 0xF, unprogrammed default
   255   300003                     	org	3145731
   256   300003  3C                 	db	60
   257                           
   258                           ; Padding undefined space
   259   300004                     	org	3145732
   260   300004  FF                 	db	255
   261                           
   262                           ;Config register CONFIG3H @ 0x300005
   263                           ;	unspecified, using default values
   264                           ;	CCP2 MUX bit
   265                           ;	CCP2MX = 0x1, unprogrammed default
   266                           ;	PORTB A/D Enable bit
   267                           ;	PBADEN = 0x1, unprogrammed default
   268                           ;	P3A/CCP3 Mux bit
   269                           ;	CCP3MX = 0x1, unprogrammed default
   270                           ;	HFINTOSC Fast Start-up
   271                           ;	HFOFST = 0x1, unprogrammed default
   272                           ;	Timer3 Clock input mux bit
   273                           ;	T3CMX = 0x1, unprogrammed default
   274                           ;	ECCP2 B output mux bit
   275                           ;	P2BMX = 0x1, unprogrammed default
   276                           ;	MCLR Pin Enable bit
   277                           ;	MCLRE = 0x1, unprogrammed default
   278   300005                     	org	3145733
   279   300005  BF                 	db	191
   280                           
   281                           ;Config register CONFIG4L @ 0x300006
   282                           ;	unspecified, using default values
   283                           ;	Stack Full/Underflow Reset Enable bit
   284                           ;	STVREN = 0x1, unprogrammed default
   285                           ;	Single-Supply ICSP Enable bit
   286                           ;	LVP = 0x1, unprogrammed default
   287                           ;	Extended Instruction Set Enable bit
   288                           ;	XINST = 0x0, unprogrammed default
   289                           ;	Background Debug
   290                           ;	DEBUG = 0x1, unprogrammed default
   291   300006                     	org	3145734
   292   300006  85                 	db	133
   293                           
   294                           ; Padding undefined space
   295   300007                     	org	3145735
   296   300007  FF                 	db	255
   297                           
   298                           ;Config register CONFIG5L @ 0x300008
   299                           ;	unspecified, using default values
   300                           ;	Code Protection Block 0
   301                           ;	CP0 = 0x1, unprogrammed default
   302                           ;	Code Protection Block 1
   303                           ;	CP1 = 0x1, unprogrammed default
   304                           ;	Code Protection Block 2
   305                           ;	CP2 = 0x1, unprogrammed default
   306                           ;	Code Protection Block 3
   307                           ;	CP3 = 0x1, unprogrammed default
   308   300008                     	org	3145736
   309   300008  0F                 	db	15
   310                           
   311                           ;Config register CONFIG5H @ 0x300009
   312                           ;	unspecified, using default values
   313                           ;	Boot Block Code Protection bit
   314                           ;	CPB = 0x1, unprogrammed default
   315                           ;	Data EEPROM Code Protection bit
   316                           ;	CPD = 0x1, unprogrammed default
   317   300009                     	org	3145737
   318   300009  C0                 	db	192
   319                           
   320                           ;Config register CONFIG6L @ 0x30000A
   321                           ;	unspecified, using default values
   322                           ;	Write Protection Block 0
   323                           ;	WRT0 = 0x1, unprogrammed default
   324                           ;	Write Protection Block 1
   325                           ;	WRT1 = 0x1, unprogrammed default
   326                           ;	Write Protection Block 2
   327                           ;	WRT2 = 0x1, unprogrammed default
   328                           ;	Write Protection Block 3
   329                           ;	WRT3 = 0x1, unprogrammed default
   330   30000A                     	org	3145738
   331   30000A  0F                 	db	15
   332                           
   333                           ;Config register CONFIG6H @ 0x30000B
   334                           ;	unspecified, using default values
   335                           ;	Configuration Register Write Protection bit
   336                           ;	WRTC = 0x1, unprogrammed default
   337                           ;	Boot Block Write Protection bit
   338                           ;	WRTB = 0x1, unprogrammed default
   339                           ;	Data EEPROM Write Protection bit
   340                           ;	WRTD = 0x1, unprogrammed default
   341   30000B                     	org	3145739
   342   30000B  E0                 	db	224
   343                           
   344                           ;Config register CONFIG7L @ 0x30000C
   345                           ;	unspecified, using default values
   346                           ;	Table Read Protection Block 0
   347                           ;	EBTR0 = 0x1, unprogrammed default
   348                           ;	Table Read Protection Block 1
   349                           ;	EBTR1 = 0x1, unprogrammed default
   350                           ;	Table Read Protection Block 2
   351                           ;	EBTR2 = 0x1, unprogrammed default
   352                           ;	Table Read Protection Block 3
   353                           ;	EBTR3 = 0x1, unprogrammed default
   354   30000C                     	org	3145740
   355   30000C  0F                 	db	15
   356                           
   357                           ;Config register CONFIG7H @ 0x30000D
   358                           ;	unspecified, using default values
   359                           ;	Boot Block Table Read Protection bit
   360                           ;	EBTRB = 0x1, unprogrammed default
   361   30000D                     	org	3145741
   362   30000D  40                 	db	64
   363                           tosu	equ	0xFFF
   364                           tosh	equ	0xFFE
   365                           tosl	equ	0xFFD
   366                           stkptr	equ	0xFFC
   367                           pclatu	equ	0xFFB
   368                           pclath	equ	0xFFA
   369                           pcl	equ	0xFF9
   370                           tblptru	equ	0xFF8
   371                           tblptrh	equ	0xFF7
   372                           tblptrl	equ	0xFF6
   373                           tablat	equ	0xFF5
   374                           prodh	equ	0xFF4
   375                           prodl	equ	0xFF3
   376                           indf0	equ	0xFEF
   377                           postinc0	equ	0xFEE
   378                           postdec0	equ	0xFED
   379                           preinc0	equ	0xFEC
   380                           plusw0	equ	0xFEB
   381                           fsr0h	equ	0xFEA
   382                           fsr0l	equ	0xFE9
   383                           wreg	equ	0xFE8
   384                           indf1	equ	0xFE7
   385                           postinc1	equ	0xFE6
   386                           postdec1	equ	0xFE5
   387                           preinc1	equ	0xFE4
   388                           plusw1	equ	0xFE3
   389                           fsr1h	equ	0xFE2
   390                           fsr1l	equ	0xFE1
   391                           bsr	equ	0xFE0
   392                           indf2	equ	0xFDF
   393                           postinc2	equ	0xFDE
   394                           postdec2	equ	0xFDD
   395                           preinc2	equ	0xFDC
   396                           plusw2	equ	0xFDB
   397                           fsr2h	equ	0xFDA
   398                           fsr2l	equ	0xFD9
   399                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBIGSFRhhhh        D      0       0      15        0.0%
BITBIGSFRhhhl       1A      0       0      16        0.0%
BITBIGSFRhl         42      0       0      17        0.0%
BITBIGSFRlh         11      0       0      18        0.0%
BITBIGSFRll         47      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             5FF      0       0      21        0.0%
DATA                 0      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Mon Apr 24 23:15:02 2023

                     u10 7FB8                       u11 7FB4                       u20 7FD4  
                     u21 7FCC                       u38 7FD6                       u47 7FEA  
                    l711 7FC2                      l703 7F90                      l713 7FE0  
                    l705 7FAA                      l707 7FB8                      l709 7FBA  
                    wreg 0FE8                     _main 7F90                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _T0CON 0FD5  
                  _TMR0H 0FD7                    _TMR0L 0FD6                    _PORTA 0F80  
                  _TRISA 0F92          __initialization 7F8A             __end_of_main 8000  
                 ??_main 0001            __activetblptr 0000                   _ANSELA 0F38  
                 _TMR0IF 7F92                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7F8A            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F8A  
                __ramtop 0600                  __ptext0 7F90     end_of_initialization 7F8A  
              _PORTAbits 0F80      start_initialization 7F8A                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
