m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim
Estepper_ctrl
w1511260074
DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd
l0
L12
V]m6gJTof<h:QmR6C:HMkX3
!s100 EZ^6T7ERV4z1VO0ZkgMaz3
OV;C;10.5c;63
31
!s110 1511260148
!i10b 1
!s108 1511260148.000000
!s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd|
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd|
!i113 1
o-93 -work work
tExplicit 1 CvgOpt 0
