Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 19:26:16 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file buss_timing_summary_routed.rpt -rpx buss_timing_summary_routed.rpx
| Design       : buss
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/Acontrol/op_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: master/Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/asrc2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/d_wr_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/fset_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/rsrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/ssrc2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/Ctrl/MC/typec_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: master/Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[0][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[1][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[2][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[3][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[4][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[5][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[6][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[7][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Reg/registers_reg[9][9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: master/DP/Rsrc2_mux/result_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ssdd/clk_div/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 349 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.169   -32653.010                   1111                 1299        0.156        0.000                      0                 1299        4.500        0.000                       0                   640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -36.169   -32653.010                   1111                 1299        0.156        0.000                      0                 1299        4.500        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1111  Failing Endpoints,  Worst Slack      -36.169ns,  Total Violation   -32653.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.169ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.941ns  (logic 19.762ns (43.016%)  route 26.179ns (56.984%))
  Logic Levels:           72  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=9 LUT4=3 LUT5=13 LUT6=27 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.220    40.749    master/Ctrl/States/shifter_in2[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    40.901 r  master/Ctrl/States/temp[21]_i_25/O
                         net (fo=2, routed)           0.629    41.530    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.326    41.856 r  master/Ctrl/MC/temp[21]_i_20/O
                         net (fo=1, routed)           0.426    42.282    master/Ctrl/MC/temp[21]_i_20_n_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.406 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.740    43.146    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124    43.270 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.489    43.759    master/DP/Asrc2_mux/E_0[21]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    43.883 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.619    44.502    master/Ctrl/MC/FSM_sequential_state_reg[0]_27
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    44.626 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    44.626    master/Ctrl/States/temp_reg[23]_2[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.176 r  master/Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.176    master/Ctrl/States/temp_reg[23]_i_9_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.510 r  master/Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.618    46.128    master/Ctrl/MC/temp_reg[27]_0[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.981 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.981    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.220 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.630    47.849    master/Ctrl/Acontrol/data5[30]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.302    48.151 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.286    48.437    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    48.561    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    48.778 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.477    49.256    master/Ctrl/States/temp_reg[31]_7[29]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.299    49.555 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.158    49.713    master/DP/M2r_mux/RES[21]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.837 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.295    50.132    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.124    50.256 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.773    51.029    master/DP/Reg/D[30]
    SLICE_X40Y58         FDRE                                         r  master/DP/Reg/registers_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.436    14.777    master/DP/Reg/CLK
    SLICE_X40Y58         FDRE                                         r  master/DP/Reg/registers_reg[0][30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.061    14.860    master/DP/Reg/registers_reg[0][30]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -51.029    
  -------------------------------------------------------------------
                         slack                                -36.169    

Slack (VIOLATED) :        -36.101ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[12][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.870ns  (logic 18.414ns (40.144%)  route 27.456ns (59.856%))
  Logic Levels:           71  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=10 LUT4=3 LUT5=13 LUT6=26 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.947    40.476    master/Ctrl/States/shifter_in2[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.150    40.626 r  master/Ctrl/States/temp[16]_i_22/O
                         net (fo=3, routed)           0.573    41.199    master/Ctrl/States/temp_reg[16]_2
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.326    41.525 r  master/Ctrl/States/temp[24]_i_29/O
                         net (fo=3, routed)           0.437    41.962    master/Ctrl/States/temp_reg[24]_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.086 r  master/Ctrl/States/temp[8]_i_18/O
                         net (fo=1, routed)           0.720    42.806    master/Ctrl/MC/FSM_sequential_state_reg[0]_21
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    42.930 r  master/Ctrl/MC/temp[8]_i_11/O
                         net (fo=2, routed)           0.457    43.387    master/DP/Asrc2_mux/E_0[8]
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    43.511 r  master/DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.652    44.163    master/DP/Asrc2_mux/temp_reg[8]
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.124    44.287 r  master/DP/Asrc2_mux/temp[11]_i_20/O
                         net (fo=2, routed)           0.681    44.969    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[7]
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.519 r  master/Ctrl/MC/temp_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.001    45.519    master/Ctrl/MC/temp_reg[11]_i_8_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.636 r  master/Ctrl/MC/temp_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.636    master/Ctrl/MC/temp_reg[15]_i_12_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.753 r  master/Ctrl/MC/temp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.753    master/Ctrl/States/temp_reg[19]_2[0]
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.992 r  master/Ctrl/States/temp_reg[23]_i_12/O[2]
                         net (fo=1, routed)           1.142    47.135    master/Ctrl/Acontrol/data3[22]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.301    47.436 r  master/Ctrl/Acontrol/temp[22]_i_4/O
                         net (fo=1, routed)           0.656    48.092    master/Ctrl/Acontrol/temp[22]_i_4_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    48.216 r  master/Ctrl/Acontrol/temp[22]_i_1/O
                         net (fo=3, routed)           0.436    48.652    master/Ctrl/States/temp_reg[31]_7[22]
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    48.776 r  master/Ctrl/States/registers[0][22]_i_4/O
                         net (fo=2, routed)           0.547    49.323    master/DP/M2r_mux/RES[13]
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    49.447 f  master/DP/M2r_mux/registers[0][22]_i_2/O
                         net (fo=1, routed)           0.496    49.943    master/DP/M2r_mux/registers[0][22]_i_2_n_1
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    50.067 r  master/DP/M2r_mux/registers[0][22]_i_1/O
                         net (fo=16, routed)          0.892    50.958    master/DP/Reg/D[22]
    SLICE_X47Y51         FDRE                                         r  master/DP/Reg/registers_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.439    14.780    master/DP/Reg/CLK
    SLICE_X47Y51         FDRE                                         r  master/DP/Reg/registers_reg[12][22]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.067    14.857    master/DP/Reg/registers_reg[12][22]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -50.958    
  -------------------------------------------------------------------
                         slack                                -36.101    

Slack (VIOLATED) :        -36.098ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.899ns  (logic 19.762ns (43.056%)  route 26.137ns (56.944%))
  Logic Levels:           72  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=9 LUT4=3 LUT5=13 LUT6=27 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.220    40.749    master/Ctrl/States/shifter_in2[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    40.901 r  master/Ctrl/States/temp[21]_i_25/O
                         net (fo=2, routed)           0.629    41.530    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.326    41.856 r  master/Ctrl/MC/temp[21]_i_20/O
                         net (fo=1, routed)           0.426    42.282    master/Ctrl/MC/temp[21]_i_20_n_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.406 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.740    43.146    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124    43.270 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.489    43.759    master/DP/Asrc2_mux/E_0[21]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    43.883 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.619    44.502    master/Ctrl/MC/FSM_sequential_state_reg[0]_27
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    44.626 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    44.626    master/Ctrl/States/temp_reg[23]_2[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.176 r  master/Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.176    master/Ctrl/States/temp_reg[23]_i_9_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.510 r  master/Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.618    46.128    master/Ctrl/MC/temp_reg[27]_0[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.981 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.981    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.220 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.630    47.849    master/Ctrl/Acontrol/data5[30]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.302    48.151 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.286    48.437    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    48.561    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    48.778 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.477    49.256    master/Ctrl/States/temp_reg[31]_7[29]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.299    49.555 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.158    49.713    master/DP/M2r_mux/RES[21]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.837 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.295    50.132    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.124    50.256 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.731    50.987    master/DP/Reg/D[30]
    SLICE_X38Y58         FDRE                                         r  master/DP/Reg/registers_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.434    14.775    master/DP/Reg/CLK
    SLICE_X38Y58         FDRE                                         r  master/DP/Reg/registers_reg[4][30]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y58         FDRE (Setup_fdre_C_D)       -0.030    14.889    master/DP/Reg/registers_reg[4][30]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -50.987    
  -------------------------------------------------------------------
                         slack                                -36.098    

Slack (VIOLATED) :        -36.087ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.656ns  (logic 19.691ns (43.129%)  route 25.965ns (56.871%))
  Logic Levels:           71  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=10 LUT4=3 LUT5=13 LUT6=26 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.018    40.547    master/Ctrl/States/shifter_in2[1]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.152    40.699 r  master/Ctrl/States/temp[27]_i_37/O
                         net (fo=4, routed)           0.762    41.461    master/Ctrl/States/temp[27]_i_37_n_1
    SLICE_X42Y53         LUT3 (Prop_lut3_I2_O)        0.352    41.813 r  master/Ctrl/States/temp[19]_i_68/O
                         net (fo=2, routed)           0.803    42.616    master/Ctrl/MC/FSM_sequential_state_reg[0]_86
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.376    42.992 r  master/Ctrl/MC/temp[19]_i_57/O
                         net (fo=1, routed)           0.154    43.147    master/Ctrl/MC/temp[19]_i_57_n_1
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.326    43.473 r  master/Ctrl/MC/temp[19]_i_17/O
                         net (fo=3, routed)           0.371    43.843    master/DP/Asrc2_mux/E_0[19]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.124    43.967 r  master/DP/Asrc2_mux/temp[19]_i_13/O
                         net (fo=7, routed)           0.483    44.450    master/Ctrl/MC/FSM_sequential_state_reg[0]_28
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124    44.574 r  master/Ctrl/MC/temp[19]_i_20/O
                         net (fo=1, routed)           0.000    44.574    master/Ctrl/States/temp_reg[19]_3[3]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.975 r  master/Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.975    master/Ctrl/States/temp_reg[19]_i_9_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.197 r  master/Ctrl/States/temp_reg[23]_i_9/O[0]
                         net (fo=3, routed)           0.628    45.825    master/Ctrl/MC/temp_reg[23]_7[0]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    46.656 r  master/Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.656    master/Ctrl/MC/temp_reg[23]_i_8_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.990 r  master/Ctrl/MC/temp_reg[26]_i_8/O[1]
                         net (fo=1, routed)           0.585    47.575    master/Ctrl/Acontrol/data5[25]
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.303    47.878 r  master/Ctrl/Acontrol/temp[25]_i_2/O
                         net (fo=1, routed)           0.435    48.314    master/Ctrl/Acontrol/temp[25]_i_2_n_1
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.124    48.438 r  master/Ctrl/Acontrol/temp[25]_i_1/O
                         net (fo=3, routed)           0.315    48.753    master/Ctrl/States/temp_reg[31]_7[25]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124    48.877 r  master/Ctrl/States/registers[0][25]_i_4/O
                         net (fo=2, routed)           0.159    49.036    master/DP/M2r_mux/RES[16]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124    49.160 f  master/DP/M2r_mux/registers[0][25]_i_2/O
                         net (fo=1, routed)           0.656    49.816    master/DP/M2r_mux/registers[0][25]_i_2_n_1
    SLICE_X33Y56         LUT3 (Prop_lut3_I2_O)        0.152    49.968 r  master/DP/M2r_mux/registers[0][25]_i_1/O
                         net (fo=16, routed)          0.777    50.744    master/DP/Reg/D[25]
    SLICE_X33Y56         FDRE                                         r  master/DP/Reg/registers_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.435    14.776    master/DP/Reg/CLK
    SLICE_X33Y56         FDRE                                         r  master/DP/Reg/registers_reg[9][25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)       -0.263    14.657    master/DP/Reg/registers_reg[9][25]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -50.744    
  -------------------------------------------------------------------
                         slack                                -36.087    

Slack (VIOLATED) :        -36.071ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[11][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.972ns  (logic 19.741ns (42.941%)  route 26.231ns (57.059%))
  Logic Levels:           68  (CARRY4=18 DSP48E1=1 LUT1=1 LUT2=1 LUT3=8 LUT4=3 LUT5=6 LUT6=27 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 r  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 r  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 r  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 r  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 f  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 f  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 f  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 f  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 r  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.000    33.161    master/Ctrl/States/temp[3]_i_48_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    33.391 r  master/Ctrl/States/temp_reg[3]_i_12/O[1]
                         net (fo=8, routed)           0.484    33.875    master/DP/Asrc2_mux/FSM_sequential_state_reg[1]_1[0]
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.306    34.181 r  master/DP/Asrc2_mux/temp[3]_i_18/O
                         net (fo=2, routed)           0.343    34.524    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[2]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    34.922 r  master/Ctrl/MC/temp_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.922    master/Ctrl/MC/temp_reg[3]_i_6_n_1
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.144 r  master/Ctrl/MC/temp_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.436    35.580    master/Ctrl/Acontrol/data7[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.299    35.879 r  master/Ctrl/Acontrol/temp[4]_i_5/O
                         net (fo=1, routed)           0.460    36.339    master/Ctrl/Acontrol/temp[4]_i_5_n_1
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124    36.463 r  master/Ctrl/Acontrol/temp[4]_i_1/O
                         net (fo=3, routed)           0.314    36.777    master/Ctrl/States/temp_reg[31]_7[4]
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.124    36.901 r  master/Ctrl/States/memo_reg_i_4/O
                         net (fo=6, routed)           0.454    37.355    master/DP/IR_write/haddr[0]
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.124    37.479 f  master/DP/IR_write/inscd_reg[2]_i_12/O
                         net (fo=3, routed)           0.307    37.785    master/Ctrl/States/temp_reg[4]_8
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    37.909 r  master/Ctrl/States/registers[0][31]_i_10/O
                         net (fo=131, routed)         1.180    39.089    master/DP/Reg/FSM_sequential_state_reg[1]_2
    SLICE_X55Y38         LUT6 (Prop_lut6_I4_O)        0.124    39.213 f  master/DP/Reg/temp[0]_i_16/O
                         net (fo=1, routed)           0.665    39.878    master/DP/Reg/temp[0]_i_16_n_1
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.002 f  master/DP/Reg/temp[0]_i_11/O
                         net (fo=1, routed)           1.250    41.252    master/DP/A_write/rd1_outt[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.118    41.370 r  master/DP/A_write/temp[0]_i_8/O
                         net (fo=11, routed)          1.198    42.568    master/Ctrl/States/FSM_sequential_state_reg[2]_1
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    42.894 r  master/Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.857    43.751    master/Ctrl/States/temp[0]_i_9_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.124    43.875 r  master/Ctrl/States/temp[3]_i_42/O
                         net (fo=1, routed)           0.000    43.875    master/Ctrl/States/temp[3]_i_42_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.407 r  master/Ctrl/States/temp_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.407    master/Ctrl/States/temp_reg[3]_i_9_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.521 r  master/Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001    44.522    master/Ctrl/States/temp_reg[7]_i_9_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.636 r  master/Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.636    master/Ctrl/States/temp_reg[11]_i_9_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.970 r  master/Ctrl/States/temp_reg[15]_i_9/O[1]
                         net (fo=3, routed)           0.600    45.570    master/Ctrl/MC/temp_reg[15]_5[1]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.423 r  master/Ctrl/MC/temp_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.423    master/Ctrl/MC/temp_reg[15]_i_8_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.645 r  master/Ctrl/MC/temp_reg[19]_i_16/O[0]
                         net (fo=1, routed)           0.458    47.103    master/Ctrl/Acontrol/data5[16]
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.299    47.402 r  master/Ctrl/Acontrol/temp[16]_i_3/O
                         net (fo=1, routed)           0.444    47.846    master/Ctrl/Acontrol/temp[16]_i_3_n_1
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    47.970 r  master/Ctrl/Acontrol/temp[16]_i_1/O
                         net (fo=3, routed)           0.750    48.719    master/Ctrl/States/temp_reg[31]_7[16]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124    48.843 r  master/Ctrl/States/registers[0][16]_i_4/O
                         net (fo=2, routed)           0.166    49.009    master/DP/M2r_mux/RES[7]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124    49.133 f  master/DP/M2r_mux/registers[0][16]_i_2/O
                         net (fo=1, routed)           0.433    49.566    master/DP/M2r_mux/registers[0][16]_i_2_n_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    49.690 r  master/DP/M2r_mux/registers[0][16]_i_1/O
                         net (fo=16, routed)          1.371    51.061    master/DP/Reg/D[16]
    SLICE_X54Y45         FDRE                                         r  master/DP/Reg/registers_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.452    14.793    master/DP/Reg/CLK
    SLICE_X54Y45         FDRE                                         r  master/DP/Reg/registers_reg[11][16]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)       -0.028    14.990    master/DP/Reg/registers_reg[11][16]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -51.061    
  -------------------------------------------------------------------
                         slack                                -36.071    

Slack (VIOLATED) :        -36.057ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.809ns  (logic 19.762ns (43.140%)  route 26.047ns (56.860%))
  Logic Levels:           72  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=9 LUT4=3 LUT5=13 LUT6=27 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.220    40.749    master/Ctrl/States/shifter_in2[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    40.901 r  master/Ctrl/States/temp[21]_i_25/O
                         net (fo=2, routed)           0.629    41.530    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.326    41.856 r  master/Ctrl/MC/temp[21]_i_20/O
                         net (fo=1, routed)           0.426    42.282    master/Ctrl/MC/temp[21]_i_20_n_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.406 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.740    43.146    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124    43.270 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.489    43.759    master/DP/Asrc2_mux/E_0[21]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    43.883 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.619    44.502    master/Ctrl/MC/FSM_sequential_state_reg[0]_27
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    44.626 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    44.626    master/Ctrl/States/temp_reg[23]_2[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.176 r  master/Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.176    master/Ctrl/States/temp_reg[23]_i_9_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.510 r  master/Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.618    46.128    master/Ctrl/MC/temp_reg[27]_0[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.981 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.981    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.220 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.630    47.849    master/Ctrl/Acontrol/data5[30]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.302    48.151 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.286    48.437    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    48.561    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    48.778 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.477    49.256    master/Ctrl/States/temp_reg[31]_7[29]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.299    49.555 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.158    49.713    master/DP/M2r_mux/RES[21]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.837 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.295    50.132    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.124    50.256 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.641    50.897    master/DP/Reg/D[30]
    SLICE_X43Y58         FDRE                                         r  master/DP/Reg/registers_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.436    14.777    master/DP/Reg/CLK
    SLICE_X43Y58         FDRE                                         r  master/DP/Reg/registers_reg[6][30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.081    14.840    master/DP/Reg/registers_reg[6][30]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -50.897    
  -------------------------------------------------------------------
                         slack                                -36.057    

Slack (VIOLATED) :        -36.051ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.820ns  (logic 18.414ns (40.188%)  route 27.406ns (59.812%))
  Logic Levels:           71  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=10 LUT4=3 LUT5=13 LUT6=26 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.947    40.476    master/Ctrl/States/shifter_in2[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.150    40.626 r  master/Ctrl/States/temp[16]_i_22/O
                         net (fo=3, routed)           0.573    41.199    master/Ctrl/States/temp_reg[16]_2
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.326    41.525 r  master/Ctrl/States/temp[24]_i_29/O
                         net (fo=3, routed)           0.437    41.962    master/Ctrl/States/temp_reg[24]_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.086 r  master/Ctrl/States/temp[8]_i_18/O
                         net (fo=1, routed)           0.720    42.806    master/Ctrl/MC/FSM_sequential_state_reg[0]_21
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    42.930 r  master/Ctrl/MC/temp[8]_i_11/O
                         net (fo=2, routed)           0.457    43.387    master/DP/Asrc2_mux/E_0[8]
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    43.511 r  master/DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.652    44.163    master/DP/Asrc2_mux/temp_reg[8]
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.124    44.287 r  master/DP/Asrc2_mux/temp[11]_i_20/O
                         net (fo=2, routed)           0.681    44.969    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[7]
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.519 r  master/Ctrl/MC/temp_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.001    45.519    master/Ctrl/MC/temp_reg[11]_i_8_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.636 r  master/Ctrl/MC/temp_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.636    master/Ctrl/MC/temp_reg[15]_i_12_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.753 r  master/Ctrl/MC/temp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.753    master/Ctrl/States/temp_reg[19]_2[0]
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.992 r  master/Ctrl/States/temp_reg[23]_i_12/O[2]
                         net (fo=1, routed)           1.142    47.135    master/Ctrl/Acontrol/data3[22]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.301    47.436 r  master/Ctrl/Acontrol/temp[22]_i_4/O
                         net (fo=1, routed)           0.656    48.092    master/Ctrl/Acontrol/temp[22]_i_4_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    48.216 r  master/Ctrl/Acontrol/temp[22]_i_1/O
                         net (fo=3, routed)           0.436    48.652    master/Ctrl/States/temp_reg[31]_7[22]
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    48.776 r  master/Ctrl/States/registers[0][22]_i_4/O
                         net (fo=2, routed)           0.547    49.323    master/DP/M2r_mux/RES[13]
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    49.447 f  master/DP/M2r_mux/registers[0][22]_i_2/O
                         net (fo=1, routed)           0.496    49.943    master/DP/M2r_mux/registers[0][22]_i_2_n_1
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    50.067 r  master/DP/M2r_mux/registers[0][22]_i_1/O
                         net (fo=16, routed)          0.841    50.908    master/DP/Reg/D[22]
    SLICE_X47Y52         FDRE                                         r  master/DP/Reg/registers_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.439    14.780    master/DP/Reg/CLK
    SLICE_X47Y52         FDRE                                         r  master/DP/Reg/registers_reg[1][22]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)       -0.067    14.857    master/DP/Reg/registers_reg[1][22]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -50.908    
  -------------------------------------------------------------------
                         slack                                -36.051    

Slack (VIOLATED) :        -36.028ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.798ns  (logic 19.742ns (43.106%)  route 26.056ns (56.894%))
  Logic Levels:           72  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=9 LUT4=3 LUT5=13 LUT6=27 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.220    40.749    master/Ctrl/States/shifter_in2[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    40.901 r  master/Ctrl/States/temp[21]_i_25/O
                         net (fo=2, routed)           0.629    41.530    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.326    41.856 r  master/Ctrl/MC/temp[21]_i_20/O
                         net (fo=1, routed)           0.426    42.282    master/Ctrl/MC/temp[21]_i_20_n_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.406 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.740    43.146    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124    43.270 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.489    43.759    master/DP/Asrc2_mux/E_0[21]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    43.883 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.619    44.502    master/Ctrl/MC/FSM_sequential_state_reg[0]_27
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    44.626 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    44.626    master/Ctrl/States/temp_reg[23]_2[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.176 r  master/Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.176    master/Ctrl/States/temp_reg[23]_i_9_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.510 r  master/Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.618    46.128    master/Ctrl/MC/temp_reg[27]_0[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.981 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.981    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.203 r  master/Ctrl/MC/temp_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.465    47.667    master/Ctrl/Acontrol/data5[28]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.299    47.966 r  master/Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.540    48.506    master/Ctrl/Acontrol/temp[28]_i_7_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    48.630 r  master/Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    48.630    master/Ctrl/Acontrol/temp[28]_i_3_n_1
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    48.847 r  master/Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.419    49.266    master/Ctrl/States/temp_reg[31]_7[28]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.299    49.565 r  master/Ctrl/States/registers[0][28]_i_4/O
                         net (fo=2, routed)           0.160    49.725    master/DP/M2r_mux/RES[19]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.849 f  master/DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.304    50.152    master/DP/M2r_mux/registers[0][28]_i_2_n_1
    SLICE_X39Y59         LUT3 (Prop_lut3_I2_O)        0.124    50.276 r  master/DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.611    50.887    master/DP/Reg/D[28]
    SLICE_X39Y57         FDRE                                         r  master/DP/Reg/registers_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.434    14.775    master/DP/Reg/CLK
    SLICE_X39Y57         FDRE                                         r  master/DP/Reg/registers_reg[6][28]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)       -0.061    14.858    master/DP/Reg/registers_reg[6][28]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -50.887    
  -------------------------------------------------------------------
                         slack                                -36.028    

Slack (VIOLATED) :        -36.024ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.840ns  (logic 19.762ns (43.110%)  route 26.078ns (56.890%))
  Logic Levels:           72  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=9 LUT4=3 LUT5=13 LUT6=27 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         1.220    40.749    master/Ctrl/States/shifter_in2[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    40.901 r  master/Ctrl/States/temp[21]_i_25/O
                         net (fo=2, routed)           0.629    41.530    master/Ctrl/MC/FSM_sequential_state_reg[0]_38
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.326    41.856 r  master/Ctrl/MC/temp[21]_i_20/O
                         net (fo=1, routed)           0.426    42.282    master/Ctrl/MC/temp[21]_i_20_n_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.406 r  master/Ctrl/MC/temp[21]_i_12/O
                         net (fo=1, routed)           0.740    43.146    master/Ctrl/MC/temp[21]_i_12_n_1
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124    43.270 r  master/Ctrl/MC/temp[21]_i_10/O
                         net (fo=2, routed)           0.489    43.759    master/DP/Asrc2_mux/E_0[21]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    43.883 r  master/DP/Asrc2_mux/temp[21]_i_7/O
                         net (fo=8, routed)           0.619    44.502    master/Ctrl/MC/FSM_sequential_state_reg[0]_27
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    44.626 r  master/Ctrl/MC/temp[23]_i_37/O
                         net (fo=1, routed)           0.000    44.626    master/Ctrl/States/temp_reg[23]_2[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.176 r  master/Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.176    master/Ctrl/States/temp_reg[23]_i_9_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.510 r  master/Ctrl/States/temp_reg[26]_i_9/O[1]
                         net (fo=3, routed)           0.618    46.128    master/Ctrl/MC/temp_reg[27]_0[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    46.981 r  master/Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.981    master/Ctrl/MC/temp_reg[26]_i_8_n_1
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.220 r  master/Ctrl/MC/temp_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.630    47.849    master/Ctrl/Acontrol/data5[30]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.302    48.151 r  master/Ctrl/Acontrol/temp[30]_i_7/O
                         net (fo=1, routed)           0.286    48.437    master/Ctrl/Acontrol/temp[30]_i_7_n_1
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  master/Ctrl/Acontrol/temp[30]_i_3/O
                         net (fo=2, routed)           0.000    48.561    master/Ctrl/Acontrol/temp[30]_i_3_n_1
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    48.778 r  master/Ctrl/Acontrol/temp_reg[30]_i_1/O
                         net (fo=2, routed)           0.477    49.256    master/Ctrl/States/temp_reg[31]_7[29]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.299    49.555 r  master/Ctrl/States/registers[0][30]_i_4/O
                         net (fo=2, routed)           0.158    49.713    master/DP/M2r_mux/RES[21]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.837 f  master/DP/M2r_mux/registers[0][30]_i_2/O
                         net (fo=1, routed)           0.295    50.132    master/DP/M2r_mux/registers[0][30]_i_2_n_1
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.124    50.256 r  master/DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.673    50.929    master/DP/Reg/D[30]
    SLICE_X42Y58         FDRE                                         r  master/DP/Reg/registers_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.436    14.777    master/DP/Reg/CLK
    SLICE_X42Y58         FDRE                                         r  master/DP/Reg/registers_reg[3][30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.016    14.905    master/DP/Reg/registers_reg[3][30]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -50.929    
  -------------------------------------------------------------------
                         slack                                -36.024    

Slack (VIOLATED) :        -36.011ns  (required time - arrival time)
  Source:                 master/DP/Reg/registers_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.780ns  (logic 18.414ns (40.223%)  route 27.366ns (59.777%))
  Logic Levels:           71  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT3=10 LUT4=3 LUT5=13 LUT6=26 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     5.088    master/DP/Reg/CLK
    SLICE_X47Y44         FDRE                                         r  master/DP/Reg/registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  master/DP/Reg/registers_reg[4][13]/Q
                         net (fo=2, routed)           1.022     6.529    master/DP/Reg/registers_reg[4]_11[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.297     6.826 r  master/DP/Reg/t_i_202/O
                         net (fo=1, routed)           0.000     6.826    master/DP/Reg/t_i_202_n_1
    SLICE_X56Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.073 r  master/DP/Reg/t_i_101/O
                         net (fo=1, routed)           0.000     7.073    master/DP/Reg/t_i_101_n_1
    SLICE_X56Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.171 r  master/DP/Reg/t_i_51/O
                         net (fo=2, routed)           0.515     7.686    master/Ctrl/States/rd2_outt[13]
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.319     8.005 r  master/Ctrl/States/t__0_i_4/O
                         net (fo=15, routed)          0.615     8.620    master/DP/Mult/A[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    12.461 r  master/DP/Mult/t__0/P[0]
                         net (fo=1, routed)           1.100    13.561    master/DP/Asrc2_mux/P[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.685 f  master/DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.154    13.840    master/DP/Asrc2_mux/temp_reg[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  master/DP/Asrc2_mux/temp_reg[3]_i_20/O
                         net (fo=2, routed)           0.564    14.527    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.690    15.217 f  master/Ctrl/MC/temp_reg[3]_i_6/O[3]
                         net (fo=1, routed)           0.303    15.521    master/Ctrl/Acontrol/data7[3]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.306    15.827 f  master/Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.442    16.269    master/Ctrl/Acontrol/temp[3]_i_2_n_1
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  master/Ctrl/Acontrol/temp[3]_i_1/O
                         net (fo=3, routed)           0.160    16.552    master/Ctrl/States/temp_reg[31]_7[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.676 f  master/Ctrl/States/memo_reg_i_5/O
                         net (fo=5, routed)           0.500    17.177    master/Ctrl/States/memo_reg_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.301 f  master/Ctrl/States/op_reg[3]_i_5/O
                         net (fo=10, routed)          0.449    17.749    master/Ctrl/States/temp_reg[0]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.873 r  master/Ctrl/States/temp[16]_i_12/O
                         net (fo=1, routed)           0.000    17.873    master/DP/IR_write/FSM_sequential_state_reg[1]_0[0]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.516 r  master/DP/IR_write/temp_reg[16]_i_6/O[3]
                         net (fo=8, routed)           0.465    18.981    master/DP/Asrc2_mux/FSM_sequential_state_reg[1][7]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.307    19.288 r  master/DP/Asrc2_mux/temp[19]_i_27/O
                         net (fo=2, routed)           0.344    19.632    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[15]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.158 r  master/Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.158    master/Ctrl/States/temp_reg[19]_6[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  master/Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.272    master/Ctrl/States/temp_reg[23]_i_6_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  master/Ctrl/States/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.386    master/Ctrl/MC/temp_reg[27]_1[0]
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.699 r  master/Ctrl/MC/temp_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.635    21.335    master/Ctrl/Acontrol/data7[31]
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.306    21.641 r  master/Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.158    21.799    master/Ctrl/Acontrol/temp[31]_i_8_n_1
    SLICE_X28Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  master/Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    21.923    master/Ctrl/Acontrol/temp[31]_i_4_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    22.168 r  master/Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.647    22.815    master/Ctrl/MC/temp_reg[31]_3[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.298    23.113 r  master/Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.302    23.415    master/DP/F_write/C_new
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.124    23.539 r  master/DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.460    23.998    master/Ctrl/MC/F_out_tmp[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124    24.122 r  master/Ctrl/MC/temp[3]_i_36/O
                         net (fo=1, routed)           0.000    24.122    master/Ctrl/MC/temp[3]_i_36_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.669 r  master/Ctrl/MC/temp_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.406    25.075    master/Ctrl/Acontrol/data5[2]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.302    25.377 r  master/Ctrl/Acontrol/temp[2]_i_2/O
                         net (fo=1, routed)           0.438    25.815    master/Ctrl/Acontrol/temp[2]_i_2_n_1
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.939 r  master/Ctrl/Acontrol/temp[2]_i_1/O
                         net (fo=3, routed)           0.185    26.124    master/Ctrl/States/temp_reg[31]_7[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.248 r  master/Ctrl/States/memo_reg_i_6/O
                         net (fo=5, routed)           0.334    26.582    master/Ctrl/States/memo_reg
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  master/Ctrl/States/op_reg[3]_i_6/O
                         net (fo=10, routed)          0.475    27.181    master/Ctrl/States/temp_reg[0]_1
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.124    27.305 r  master/Ctrl/States/temp[3]_i_46/O
                         net (fo=1, routed)           0.000    27.305    master/Ctrl/States/temp[3]_i_46_n_1
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.560 r  master/Ctrl/States/temp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.416    27.976    master/Ctrl/MC/FSM_sequential_state_reg[1]_24[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.307    28.283 r  master/Ctrl/MC/temp[4]_i_6/O
                         net (fo=9, routed)           0.567    28.850    master/Ctrl/MC/alu_in2[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.124    28.974 r  master/Ctrl/MC/temp[7]_i_38/O
                         net (fo=1, routed)           0.000    28.974    master/Ctrl/States/temp_reg[7]_8[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.580 f  master/Ctrl/States/temp_reg[7]_i_9/O[3]
                         net (fo=3, routed)           0.472    30.052    master/Ctrl/Acontrol/temp_reg[30][6]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.306    30.358 f  master/Ctrl/Acontrol/temp[7]_i_2/O
                         net (fo=1, routed)           0.293    30.651    master/Ctrl/Acontrol/temp[7]_i_2_n_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.775 f  master/Ctrl/Acontrol/temp[7]_i_1/O
                         net (fo=3, routed)           0.164    30.939    master/Ctrl/States/temp_reg[31]_7[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.063 f  master/Ctrl/States/FSM_sequential_state[1]_i_3/O
                         net (fo=42, routed)          0.359    31.421    master/DP/MEM/FSM_sequential_state_reg[1][0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I1_O)        0.124    31.545 r  master/DP/MEM/op_reg[3]_i_10/O
                         net (fo=1, routed)           0.154    31.700    master/DP/PC_write/temp_reg[7]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    31.824 r  master/DP/PC_write/op_reg[3]_i_8/O
                         net (fo=4, routed)           0.276    32.099    master/DP/PC_write/temp_reg[0]_1
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.223 r  master/DP/PC_write/op_reg[3]_i_7/O
                         net (fo=10, routed)          0.338    32.562    master/Ctrl/States/temp_reg[4]_6
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124    32.686 r  master/Ctrl/States/inscd_reg[0]_i_8/O
                         net (fo=8, routed)           0.352    33.037    master/Ctrl/States/DP/dout[13]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    33.161 f  master/Ctrl/States/result_reg[0]_i_4/O
                         net (fo=11, routed)          0.490    33.651    master/DP/Ssrc1_mux/FSM_sequential_state_reg[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  master/DP/Ssrc1_mux/temp[24]_i_30/O
                         net (fo=5, routed)           0.444    34.219    master/Ctrl/MC/shifter_in1[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    34.343 r  master/Ctrl/MC/temp[0]_i_17/O
                         net (fo=1, routed)           0.303    34.646    master/DP/E_write/FSM_sequential_state_reg[0]_4
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.770 f  master/DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.171    34.941    master/Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    35.065 r  master/Ctrl/States/temp[0]_i_10/O
                         net (fo=3, routed)           0.328    35.393    master/Ctrl/States/E_1[0]
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    35.517 r  master/Ctrl/States/temp[31]_i_86/O
                         net (fo=121, routed)         0.656    36.172    master/Ctrl/States/temp_reg[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    36.296 r  master/Ctrl/States/temp[28]_i_37/O
                         net (fo=2, routed)           0.446    36.742    master/Ctrl/States/temp[28]_i_37_n_1
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124    36.866 r  master/Ctrl/States/temp[28]_i_26/O
                         net (fo=3, routed)           0.307    37.173    master/Ctrl/States/temp[28]_i_26_n_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    37.297 r  master/Ctrl/States/temp[4]_i_16/O
                         net (fo=1, routed)           0.161    37.458    master/Ctrl/MC/FSM_sequential_state_reg[0]_22
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    37.582 r  master/Ctrl/MC/temp[4]_i_11/O
                         net (fo=3, routed)           0.608    38.190    master/Ctrl/MC/E_1[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    38.314 r  master/Ctrl/MC/temp[31]_i_64/O
                         net (fo=71, routed)          0.352    38.666    master/Ctrl/MC/temp_reg[2]
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.790 r  master/Ctrl/MC/temp[2]_i_12/O
                         net (fo=1, routed)           0.295    39.085    master/Ctrl/MC/temp[2]_i_12_n_1
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    39.209 r  master/Ctrl/MC/temp[2]_i_10/O
                         net (fo=3, routed)           0.196    39.405    master/Ctrl/MC/E_1[1]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124    39.529 r  master/Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.947    40.476    master/Ctrl/States/shifter_in2[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.150    40.626 r  master/Ctrl/States/temp[16]_i_22/O
                         net (fo=3, routed)           0.573    41.199    master/Ctrl/States/temp_reg[16]_2
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.326    41.525 r  master/Ctrl/States/temp[24]_i_29/O
                         net (fo=3, routed)           0.437    41.962    master/Ctrl/States/temp_reg[24]_1
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124    42.086 r  master/Ctrl/States/temp[8]_i_18/O
                         net (fo=1, routed)           0.720    42.806    master/Ctrl/MC/FSM_sequential_state_reg[0]_21
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.124    42.930 r  master/Ctrl/MC/temp[8]_i_11/O
                         net (fo=2, routed)           0.457    43.387    master/DP/Asrc2_mux/E_0[8]
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    43.511 r  master/DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.652    44.163    master/DP/Asrc2_mux/temp_reg[8]
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.124    44.287 r  master/DP/Asrc2_mux/temp[11]_i_20/O
                         net (fo=2, routed)           0.681    44.969    master/Ctrl/MC/FSM_sequential_state_reg[0]_95[7]
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.519 r  master/Ctrl/MC/temp_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.001    45.519    master/Ctrl/MC/temp_reg[11]_i_8_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.636 r  master/Ctrl/MC/temp_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.636    master/Ctrl/MC/temp_reg[15]_i_12_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.753 r  master/Ctrl/MC/temp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.753    master/Ctrl/States/temp_reg[19]_2[0]
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.992 r  master/Ctrl/States/temp_reg[23]_i_12/O[2]
                         net (fo=1, routed)           1.142    47.135    master/Ctrl/Acontrol/data3[22]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.301    47.436 r  master/Ctrl/Acontrol/temp[22]_i_4/O
                         net (fo=1, routed)           0.656    48.092    master/Ctrl/Acontrol/temp[22]_i_4_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    48.216 r  master/Ctrl/Acontrol/temp[22]_i_1/O
                         net (fo=3, routed)           0.436    48.652    master/Ctrl/States/temp_reg[31]_7[22]
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    48.776 r  master/Ctrl/States/registers[0][22]_i_4/O
                         net (fo=2, routed)           0.547    49.323    master/DP/M2r_mux/RES[13]
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    49.447 f  master/DP/M2r_mux/registers[0][22]_i_2/O
                         net (fo=1, routed)           0.496    49.943    master/DP/M2r_mux/registers[0][22]_i_2_n_1
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124    50.067 r  master/DP/M2r_mux/registers[0][22]_i_1/O
                         net (fo=16, routed)          0.801    50.868    master/DP/Reg/D[22]
    SLICE_X45Y50         FDRE                                         r  master/DP/Reg/registers_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.439    14.780    master/DP/Reg/CLK
    SLICE_X45Y50         FDRE                                         r  master/DP/Reg/registers_reg[4][22]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.067    14.857    master/DP/Reg/registers_reg[4][22]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -50.868    
  -------------------------------------------------------------------
                         slack                                -36.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.556%)  route 0.323ns (63.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.563     1.446    memory_state/CLK
    SLICE_X36Y44         FDRE                                         r  memory_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  memory_state/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.323     1.910    memory_state/out[1]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.955 r  memory_state//i_/O
                         net (fo=1, routed)           0.000     1.955    memory_state//i__n_1
    SLICE_X35Y42         FDRE                                         r  memory_state/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.830     1.957    memory_state/CLK
    SLICE_X35Y42         FDRE                                         r  memory_state/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.091     1.799    memory_state/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 outp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outp/temp_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.531%)  route 0.348ns (62.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.563     1.446    outp/CLK
    SLICE_X38Y43         FDRE                                         r  outp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  outp/state_reg[0]/Q
                         net (fo=3, routed)           0.348     1.958    outp/temp_ready_reg_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.045     2.003 r  outp/temp_ready_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    outp/temp_ready_i_1__0_n_1
    SLICE_X35Y42         FDRE                                         r  outp/temp_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.830     1.957    outp/CLK
    SLICE_X35Y42         FDRE                                         r  outp/temp_ready_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.092     1.800    outp/temp_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 master/DP/PC_write/temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/DP/Reg/registers_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.937%)  route 0.379ns (67.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    master/DP/PC_write/CLK
    SLICE_X36Y51         FDCE                                         r  master/DP/PC_write/temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  master/DP/PC_write/temp_reg[17]/Q
                         net (fo=10, routed)          0.379     1.965    master/DP/M2r_mux/Q[17]
    SLICE_X33Y56         LUT3 (Prop_lut3_I1_O)        0.045     2.010 r  master/DP/M2r_mux/registers[0][17]_i_1/O
                         net (fo=16, routed)          0.000     2.010    master/DP/Reg/D[17]
    SLICE_X33Y56         FDRE                                         r  master/DP/Reg/registers_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.829     1.957    master/DP/Reg/CLK
    SLICE_X33Y56         FDRE                                         r  master/DP/Reg/registers_reg[9][17]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.091     1.799    master/DP/Reg/registers_reg[9][17]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 swit/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/temp_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    swit/CLK
    SLICE_X35Y43         FDRE                                         r  swit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  swit/state_reg[0]/Q
                         net (fo=3, routed)           0.161     1.747    swit/temp_ready_reg_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  swit/temp_ready_i_1/O
                         net (fo=1, routed)           0.000     1.792    swit/temp_ready_i_1_n_1
    SLICE_X34Y42         FDRE                                         r  swit/temp_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.830     1.957    swit/CLK
    SLICE_X34Y42         FDRE                                         r  swit/temp_ready_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120     1.580    swit/temp_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 memory_state/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_state/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.403%)  route 0.426ns (69.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.561     1.444    memory_state/CLK
    SLICE_X35Y42         FDRE                                         r  memory_state/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  memory_state/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.426     2.011    master/Ctrl/States/FSM_sequential_state_reg[2]_0[2]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.056 r  master/Ctrl/States/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    memory_state/D[0]
    SLICE_X36Y44         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.832     1.959    memory_state/CLK
    SLICE_X36Y44         FDRE                                         r  memory_state/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.092     1.802    memory_state/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 swit/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swit/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    swit/CLK
    SLICE_X35Y43         FDRE                                         r  swit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  swit/state_reg[0]/Q
                         net (fo=3, routed)           0.168     1.754    master/Ctrl/States/state_reg[0]
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  master/Ctrl/States/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    swit/state
    SLICE_X35Y43         FDRE                                         r  swit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.831     1.958    swit/CLK
    SLICE_X35Y43         FDRE                                         r  swit/state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.091     1.536    swit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    ssdd/clk_div/clk
    SLICE_X35Y37         FDRE                                         r  ssdd/clk_div/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ssdd/clk_div/count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.703    ssdd/clk_div/count_reg[31]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  ssdd/clk_div/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    ssdd/clk_div/count_reg[28]_i_1_n_5
    SLICE_X35Y37         FDRE                                         r  ssdd/clk_div/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    ssdd/clk_div/clk
    SLICE_X35Y37         FDRE                                         r  ssdd/clk_div/count_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    ssdd/clk_div/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.557     1.440    ssdd/clk_div/clk
    SLICE_X35Y33         FDRE                                         r  ssdd/clk_div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ssdd/clk_div/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.701    ssdd/clk_div/count_reg[15]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  ssdd/clk_div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    ssdd/clk_div/count_reg[12]_i_1_n_5
    SLICE_X35Y33         FDRE                                         r  ssdd/clk_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.824     1.951    ssdd/clk_div/clk
    SLICE_X35Y33         FDRE                                         r  ssdd/clk_div/count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    ssdd/clk_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.558     1.441    ssdd/clk_div/clk
    SLICE_X35Y35         FDRE                                         r  ssdd/clk_div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ssdd/clk_div/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.702    ssdd/clk_div/count_reg[23]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  ssdd/clk_div/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    ssdd/clk_div/count_reg[20]_i_1_n_5
    SLICE_X35Y35         FDRE                                         r  ssdd/clk_div/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.826     1.953    ssdd/clk_div/clk
    SLICE_X35Y35         FDRE                                         r  ssdd/clk_div/count_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    ssdd/clk_div/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssdd/clk_div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdd/clk_div/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.558     1.441    ssdd/clk_div/clk
    SLICE_X35Y36         FDRE                                         r  ssdd/clk_div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ssdd/clk_div/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.702    ssdd/clk_div/count_reg[27]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  ssdd/clk_div/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    ssdd/clk_div/count_reg[24]_i_1_n_5
    SLICE_X35Y36         FDRE                                         r  ssdd/clk_div/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.826     1.953    ssdd/clk_div/clk
    SLICE_X35Y36         FDRE                                         r  ssdd/clk_div/count_reg[27]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    ssdd/clk_div/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   memory/MEM_slave/memo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18   memory/MEM_slave/memo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y45   master/DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y48   master/DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y48   master/DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47   master/DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51   master/DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47   master/DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y50   master/DP/PC_write/temp_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y45   master/DP/PC_write/temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y49   master/DP/PC_write/temp_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45   master/DP/PC_write/temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46   master/DP/PC_write/temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y44   master/DP/PC_write/temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44   master/DP/PC_write/temp_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y43   master/DP/PC_write/temp_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   master/DP/PC_write/temp_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44   master/DP/PC_write/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y45   master/DP/Reg/registers_reg[0][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48   master/DP/PC_write/temp_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48   master/DP/PC_write/temp_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y51   master/DP/PC_write/temp_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y50   master/DP/PC_write/temp_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y51   master/DP/PC_write/temp_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y51   master/DP/PC_write/temp_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   master/DP/PC_write/temp_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   master/DP/PC_write/temp_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   master/DP/PC_write/temp_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56   master/DP/PC_write/temp_reg[22]/C



