$date
	Thu May  9 11:11:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LoadTB $end
$var wire 16 ! odr [15:0] $end
$var wire 2 " rw [1:0] $end
$var wire 16 # idr [15:0] $end
$var wire 1 $ dne $end
$var wire 32 % addr [31:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( strt $end
$scope module Loader $end
$var wire 1 & Img_CLK $end
$var wire 1 ' Img_RST $end
$var wire 1 ( Img_STRT $end
$var reg 1 $ Img_DNE $end
$var reg 16 ) Img_DOut [15:0] $end
$var reg 32 * Img_WADDR [31:0] $end
$var reg 2 + Img_WEN [1:0] $end
$var reg 1 , SR $end
$var integer 32 - filePtr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
x,
bx +
bx *
bx )
0(
0'
0&
bx %
x$
bx #
bx "
bz !
$end
#1000
1&
#2000
0&
#3000
1&
#4000
0&
1'
#5000
b0 #
b0 )
b0 %
b0 *
b0 "
b0 +
0$
b0 -
1&
#6000
b10000000000000000000000000000011 -
1,
0&
1(
0'
#7000
b10000000000000000000000000000100 -
1&
#8000
0&
0(
#9000
1&
#10000
0&
#11000
1&
#12000
0&
#13000
1&
#14000
0&
#15000
1&
#16000
0&
#17000
1&
#18000
0&
