// Seed: 1826668191
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri   id_4
    , id_7,
    output tri0  id_5
);
  wire id_8;
  wand id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9
);
  wire id_11;
  module_0(
      id_0, id_3, id_1, id_9, id_7, id_2
  );
endmodule
