{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625873739470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625873739471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  9 19:35:39 2021 " "Processing started: Fri Jul  9 19:35:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625873739471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625873739471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COUNTER -c COUNTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off COUNTER -c COUNTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625873739471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625873739633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COUNTER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COUNTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-MAIN " "Found design unit 1: COUNTER-MAIN" {  } { { "COUNTER.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739982 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625873739982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-MAIN " "Found design unit 1: FFD-MAIN" {  } { { "FFD.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739983 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/FFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625873739983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_DECODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BCD_DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_DECODER-MAIN " "Found design unit 1: BCD_DECODER-MAIN" {  } { { "BCD_DECODER.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/BCD_DECODER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739984 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_DECODER " "Found entity 1: BCD_DECODER" {  } { { "BCD_DECODER.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/BCD_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625873739984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVISOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLK_DIVISOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVISOR-MAIN " "Found design unit 1: CLK_DIVISOR-MAIN" {  } { { "CLK_DIVISOR.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/CLK_DIVISOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739985 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVISOR " "Found entity 1: CLK_DIVISOR" {  } { { "CLK_DIVISOR.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/CLK_DIVISOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625873739985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625873739985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COUNTER " "Elaborating entity \"COUNTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625873740030 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_WIRE COUNTER.vhd(39) " "VHDL Signal Declaration warning at COUNTER.vhd(39): used implicit default value for signal \"S_WIRE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "COUNTER.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1625873740032 "|COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVISOR CLK_DIVISOR:CLK_DIV " "Elaborating entity \"CLK_DIVISOR\" for hierarchy \"CLK_DIVISOR:CLK_DIV\"" {  } { { "COUNTER.vhd" "CLK_DIV" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625873740034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP CLK_DIVISOR.vhd(30) " "VHDL Process Statement warning at CLK_DIVISOR.vhd(30): signal \"TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLK_DIVISOR.vhd" "" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/CLK_DIVISOR.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625873740034 "|COUNTER|CLK_DIVISOR:CLK_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FFD_0 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FFD_0\"" {  } { { "COUNTER.vhd" "FFD_0" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625873740035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_DECODER BCD_DECODER:DECODER_1 " "Elaborating entity \"BCD_DECODER\" for hierarchy \"BCD_DECODER:DECODER_1\"" {  } { { "COUNTER.vhd" "DECODER_1" { Text "/home/smokysk/vhdl files/eletronica_digital/COUNTER/COUNTER/COUNTER.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625873740038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1625873740231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625873740400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625873740400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625873740431 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625873740431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625873740431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625873740431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625873740437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  9 19:35:40 2021 " "Processing ended: Fri Jul  9 19:35:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625873740437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625873740437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625873740437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625873740437 ""}
