set_property SRC_FILE_INFO {cfile:/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc rfile:../src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc id:1 order:LATE scoped_inst:U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc rfile:../src/ip_cores/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc id:2 order:LATE scoped_inst:U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:3 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:4 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:5 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:6 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:7 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:8 order:LATE scoped_inst:U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:9 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:10 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:11 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:12 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:13 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:14 order:LATE scoped_inst:network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:15 order:LATE scoped_inst:network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:NONE read:READ} [current_design]
# RX Clock period Constraints (per instance)               #
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:NONE read:READ} [current_design]
# Receiver clock period constraints: please do not relax
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:NONE read:READ} [current_design]
# Obtain input clocks from top level XDC                         #
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:NONE read:READ} [current_design]
####
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:NONE read:READ} [current_design]
#######
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:NONE read:READ} [current_design]
##########
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:NONE read:READ} [current_design]
#############
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:NONE read:READ} [current_design]
#################
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:NONE read:READ} [current_design]
#BLOCK CONSTRAINTS
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:NONE read:READ} [current_design]
# For Setup and Hold time analysis on RGMII inputs         #
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:NONE read:READ} [current_design]
# define a virtual clock to simplify the timing constraints
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:NONE read:READ} [current_design]
create_clock -period 8.000 -name U0_rgmii_rx_clk
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:NONE read:READ} [current_design]
# Identify RGMII Rx Pads only.
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:NONE read:READ} [current_design]
# This prevents setup/hold analysis being performed on false inputs,
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:NONE read:READ} [current_design]
# eg, the configuration_vector inputs.
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:36 export:INPUT save:NONE read:READ} [current_design]
set_input_delay -clock [get_clocks U0_rgmii_rx_clk] -max -1.500 [get_ports [list rgmii_rx_ctl {rgmii_rxd[0]} {rgmii_rxd[1]} {rgmii_rxd[2]} {rgmii_rxd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:NONE read:READ} [current_design]
set_input_delay -clock [get_clocks U0_rgmii_rx_clk] -min -2.800 [get_ports [list rgmii_rx_ctl {rgmii_rxd[0]} {rgmii_rxd[1]} {rgmii_rxd[2]} {rgmii_rxd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:NONE read:READ} [current_design]
set_input_delay -clock [get_clocks U0_rgmii_rx_clk] -clock_fall -max -add_delay -1.500 [get_ports [list rgmii_rx_ctl {rgmii_rxd[0]} {rgmii_rxd[1]} {rgmii_rxd[2]} {rgmii_rxd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:NONE read:READ} [current_design]
set_input_delay -clock [get_clocks U0_rgmii_rx_clk] -clock_fall -min -add_delay -2.800 [get_ports [list rgmii_rx_ctl {rgmii_rxd[0]} {rgmii_rxd[1]} {rgmii_rxd[2]} {rgmii_rxd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:NONE read:READ} [current_design]
set_false_path -setup -rise_from [get_clocks U0_rgmii_rx_clk] -fall_to [get_clocks -of [get_ports rgmii_rxc]]
set_property src_info {type:SCOPED_XDC file:1 line:42 export:INPUT save:NONE read:READ} [current_design]
set_false_path -setup -fall_from [get_clocks U0_rgmii_rx_clk] -rise_to [get_clocks -of [get_ports rgmii_rxc]]
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:NONE read:READ} [current_design]
set_false_path -hold -rise_from [get_clocks U0_rgmii_rx_clk] -rise_to [get_clocks -of [get_ports rgmii_rxc]]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:NONE read:READ} [current_design]
set_false_path -hold -fall_from [get_clocks U0_rgmii_rx_clk] -fall_to [get_clocks -of [get_ports rgmii_rxc]]
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:NONE read:READ} [current_design]
set_multicycle_path -setup -from [get_clocks U0_rgmii_rx_clk] -to [get_clocks -of [get_ports rgmii_rxc]] 0
set_property src_info {type:SCOPED_XDC file:1 line:47 export:INPUT save:NONE read:READ} [current_design]
set_multicycle_path -hold -from [get_clocks U0_rgmii_rx_clk] -to [get_clocks -of [get_ports rgmii_rxc]] -1
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:49 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:NONE read:READ} [current_design]
# For Setup and Hold time analysis on RGMII outputs        #
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:NONE read:READ} [current_design]

current_instance network_interface_i/tri_mode_ethernet_mac_0_1/U0
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:NONE read:READ} [current_design]
create_generated_clock -name U0_rgmii_tx_clk -source [get_pins rgmii_interface/rgmii_txc_ddr/C] -divide_by 1 [get_ports rgmii_txc]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:NONE read:READ} [current_design]
set_output_delay -clock [get_clocks U0_rgmii_tx_clk] -max 0.750 [get_ports [list rgmii_tx_ctl {rgmii_txd[0]} {rgmii_txd[1]} {rgmii_txd[2]} {rgmii_txd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:62 export:INPUT save:NONE read:READ} [current_design]
set_output_delay -clock [get_clocks U0_rgmii_tx_clk] -min -0.700 [get_ports [list rgmii_tx_ctl {rgmii_txd[0]} {rgmii_txd[1]} {rgmii_txd[2]} {rgmii_txd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:NONE read:READ} [current_design]
set_output_delay -clock [get_clocks U0_rgmii_tx_clk] -clock_fall -max -add_delay 0.750 [get_ports [list rgmii_tx_ctl {rgmii_txd[0]} {rgmii_txd[1]} {rgmii_txd[2]} {rgmii_txd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:NONE read:READ} [current_design]
set_output_delay -clock [get_clocks U0_rgmii_tx_clk] -clock_fall -min -add_delay -0.700 [get_ports [list rgmii_tx_ctl {rgmii_txd[0]} {rgmii_txd[1]} {rgmii_txd[2]} {rgmii_txd[3]}]]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:NONE read:READ} [current_design]
# Crossing of Clock Domain Constraints: please do not edit #
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:71 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:NONE read:READ} [current_design]
################################################################################
set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:NONE read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:4 export:INPUT save:NONE read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:NONE read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:2 line:6 export:INPUT save:NONE read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:NONE read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:2 line:8 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:NONE read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:2 line:10 export:INPUT save:NONE read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:NONE read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:2 line:12 export:INPUT save:NONE read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:2 line:13 export:INPUT save:NONE read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:2 line:14 export:INPUT save:NONE read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:NONE read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:2 line:16 export:INPUT save:NONE read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:2 line:17 export:INPUT save:NONE read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:2 line:18 export:INPUT save:NONE read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:2 line:19 export:INPUT save:NONE read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:2 line:20 export:INPUT save:NONE read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:2 line:21 export:INPUT save:NONE read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:2 line:22 export:INPUT save:NONE read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:2 line:23 export:INPUT save:NONE read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:2 line:24 export:INPUT save:NONE read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:2 line:25 export:INPUT save:NONE read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:2 line:26 export:INPUT save:NONE read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:NONE read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:2 line:28 export:INPUT save:NONE read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:2 line:29 export:INPUT save:NONE read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:2 line:30 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:31 export:INPUT save:NONE read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:2 line:32 export:INPUT save:NONE read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:2 line:33 export:INPUT save:NONE read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:2 line:34 export:INPUT save:NONE read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:2 line:35 export:INPUT save:NONE read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:2 line:36 export:INPUT save:NONE read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:2 line:37 export:INPUT save:NONE read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:2 line:38 export:INPUT save:NONE read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:2 line:39 export:INPUT save:NONE read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:2 line:40 export:INPUT save:NONE read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:2 line:41 export:INPUT save:NONE read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:2 line:42 export:INPUT save:NONE read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:2 line:43 export:INPUT save:NONE read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:2 line:44 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:45 export:INPUT save:NONE read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:2 line:46 export:INPUT save:NONE read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:2 line:47 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:48 export:INPUT save:NONE read:READ} [current_design]
################################################################################
set_property src_info {type:SCOPED_XDC file:2 line:49 export:INPUT save:NONE read:READ} [current_design]
#------------------------------------------------------------------------------#
set_property src_info {type:SCOPED_XDC file:2 line:50 export:INPUT save:NONE read:READ} [current_design]
#                             AXI FIFO Constraints                             #
set_property src_info {type:SCOPED_XDC file:2 line:51 export:INPUT save:NONE read:READ} [current_design]
#------------------------------------------------------------------------------#
set_property src_info {type:SCOPED_XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
#set wr_clock          [get_clocks -of_objects [get_ports s_aclk]]
set_property src_info {type:SCOPED_XDC file:2 line:53 export:INPUT save:NONE read:READ} [current_design]
#set rd_clock          [get_clocks -of_objects [get_ports m_aclk]]
set_property src_info {type:SCOPED_XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
#set wr_clk_period     [get_property PERIOD $wr_clock]
set_property src_info {type:SCOPED_XDC file:2 line:55 export:INPUT save:NONE read:READ} [current_design]
#set rd_clk_period     [get_property PERIOD $rd_clock]
set_property src_info {type:SCOPED_XDC file:2 line:56 export:INPUT save:NONE read:READ} [current_design]
#set skew_value [expr {(($wr_clk_period < $rd_clk_period) ? $wr_clk_period : $rd_clk_period)} ]
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
# Ignore paths from the write clock to the read data registers for Distributed RAM based FIFO
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:NONE read:READ} [current_design]
set_false_path -from [get_pins [list {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C} \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C} \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD_D1/CLK \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C} \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C \
          network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C} \
          {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C}]] -to [get_cells [list {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]} {network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:62 export:INPUT save:NONE read:READ} [current_design]
# This example is using the Set Max Delay constrains for the cross clock domain pointers for AXI4-Stream FIFO
set_property src_info {type:SCOPED_XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
## set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD $rd_clock]
set_property src_info {type:SCOPED_XDC file:2 line:65 export:INPUT save:NONE read:READ} [current_design]
## set_bus_skew -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]] $skew_value
set_property src_info {type:SCOPED_XDC file:2 line:66 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:NONE read:READ} [current_design]
## set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD $wr_clock]
set_property src_info {type:SCOPED_XDC file:2 line:68 export:INPUT save:NONE read:READ} [current_design]
## set_bus_skew -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]] $skew_value
set_property src_info {type:SCOPED_XDC file:2 line:69 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:70 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:71 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:72 export:INPUT save:NONE read:READ} [current_design]
################################################################################
set_property src_info {type:SCOPED_XDC file:2 line:73 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:5 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:15 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:5 line:16 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_property src_info {type:SCOPED_XDC file:5 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_property src_info {type:SCOPED_XDC file:5 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:6 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:15 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:6 line:16 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_property src_info {type:SCOPED_XDC file:6 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.000
set_property src_info {type:SCOPED_XDC file:6 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_single
set_property src_info {type:SCOPED_XDC file:7 line:4 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:7 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:10 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:7 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_single
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:10 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:23 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:11 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:15 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:11 line:16 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_property src_info {type:SCOPED_XDC file:11 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:SCOPED_XDC file:11 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_gray
set_property src_info {type:SCOPED_XDC file:12 line:4 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:7 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:15 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:12 line:16 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:SCOPED_XDC file:12 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:SCOPED_XDC file:12 line:22 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:27 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:28 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_single
set_property src_info {type:SCOPED_XDC file:13 line:4 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:13 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:13 line:10 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_single
set_property src_info {type:SCOPED_XDC file:14 line:4 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:14 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:14 line:10 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:11 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:4 export:INPUT save:NONE read:READ} [current_design]

current_instance -quiet
set_property src_info {type:TCL file:{} line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports board_clk]
set_property src_info {type:TCL file:{} line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property src_info {type:TCL file:{} line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports DIP2]
set_property src_info {type:TCL file:{} line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports DIP3]
set_property src_info {type:TCL file:{} line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports ext_trigger]
set_property src_info {type:TCL file:{} line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports led]
set_property src_info {type:TCL file:{} line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports activity_led]
set_property src_info {type:TCL file:{} line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_rxd[3]}]
set_property src_info {type:TCL file:{} line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_rxd[2]}]
set_property src_info {type:TCL file:{} line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_rxd[1]}]
set_property src_info {type:TCL file:{} line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_rxd[0]}]
set_property src_info {type:TCL file:{} line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_txd[3]}]
set_property src_info {type:TCL file:{} line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_txd[2]}]
set_property src_info {type:TCL file:{} line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_txd[1]}]
set_property src_info {type:TCL file:{} line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_txd[0]}]
set_property src_info {type:TCL file:{} line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_tx_ctl]
set_property src_info {type:TCL file:{} line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_txc]
set_property src_info {type:TCL file:{} line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_rx_ctl]
set_property src_info {type:TCL file:{} line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_rxc]
set_property src_info {type:TCL file:{} line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rx]
set_property src_info {type:TCL file:{} line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports uart_tx]
set_property src_info {type:TCL file:{} line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports sja1105_spi_clk]
set_property src_info {type:TCL file:{} line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports sja1105_spi_miso]
set_property src_info {type:TCL file:{} line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports sja1105_spi_mosi]
set_property src_info {type:TCL file:{} line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports sja1105_spi_cs_n]
set_property src_info {type:TCL file:{} line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports sja1105_sja_rst_n]
set_property src_info {type:TCL file:{} line:167 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name board_clk [get_ports board_clk]
set_property src_info {type:TCL file:{} line:168 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter board_clk 0.050
set_property src_info {type:TCL file:{} line:169 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier -filter {NAME =~ */*_sync*/D}]
set_property src_info {type:TCL file:{} line:170 export:INPUT save:INPUT read:READ} [current_design]
set_power_opt -exclude_cells [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.* }]
set_property src_info {type:TCL file:{} line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_clk[0]}]
set_property src_info {type:TCL file:{} line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_en[0]}]
set_property src_info {type:TCL file:{} line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_mosi[0]}]
set_property src_info {type:TCL file:{} line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_miso[0]}]
set_property src_info {type:TCL file:{} line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {pll_le[0]}]
set_property src_info {type:TCL file:{} line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adcb_scsb[0]}]
set_property src_info {type:TCL file:{} line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adca_scsb[0]}]
set_property src_info {type:TCL file:{} line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_clk[1]}]
set_property src_info {type:TCL file:{} line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_en[1]}]
set_property src_info {type:TCL file:{} line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_mosi[1]}]
set_property src_info {type:TCL file:{} line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_miso[1]}]
set_property src_info {type:TCL file:{} line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {pll_le[1]}]
set_property src_info {type:TCL file:{} line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adcb_scsb[1]}]
set_property src_info {type:TCL file:{} line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adca_scsb[1]}]
set_property src_info {type:TCL file:{} line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_clk[2]}]
set_property src_info {type:TCL file:{} line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_en[2]}]
set_property src_info {type:TCL file:{} line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_mosi[2]}]
set_property src_info {type:TCL file:{} line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_spi_miso[2]}]
set_property src_info {type:TCL file:{} line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {pll_le[2]}]
set_property src_info {type:TCL file:{} line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adcb_scsb[2]}]
set_property src_info {type:TCL file:{} line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {adca_scsb[2]}]
set_property src_info {type:TCL file:{} line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_spi_ck]
set_property src_info {type:TCL file:{} line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_spi_syncn]
set_property src_info {type:TCL file:{} line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_spi_mosi]
set_property src_info {type:TCL file:{} line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_ldac]
set_property src_info {type:TCL file:{} line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_clr]
set_property src_info {type:TCL file:{} line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports dac_por]
set_property src_info {type:TCL file:{} line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {cal_ctrl[0]}]
set_property src_info {type:TCL file:{} line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {cal_ctrl[1]}]
set_property src_info {type:TCL file:{} line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {cal_ctrl[2]}]
set_property src_info {type:TCL file:{} line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {ext_clk[0]}]
set_property src_info {type:TCL file:{} line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {ext_clk[1]}]
set_property src_info {type:TCL file:{} line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {ext_clk[2]}]
set_property src_info {type:TCL file:{} line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVTTL [get_ports adc_gcl]
set_property src_info {type:TCL file:{} line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVTTL [get_ports adc_gcm]
set_property src_info {type:TCL file:{} line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVTTL [get_ports adc_gch]
set_property src_info {type:TCL file:{} line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dclkp[0]}]
set_property src_info {type:TCL file:{} line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][0]}]
set_property src_info {type:TCL file:{} line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][1]}]
set_property src_info {type:TCL file:{} line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][2]}]
set_property src_info {type:TCL file:{} line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][3]}]
set_property src_info {type:TCL file:{} line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][4]}]
set_property src_info {type:TCL file:{} line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][5]}]
set_property src_info {type:TCL file:{} line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][6]}]
set_property src_info {type:TCL file:{} line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][7]}]
set_property src_info {type:TCL file:{} line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][8]}]
set_property src_info {type:TCL file:{} line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][9]}]
set_property src_info {type:TCL file:{} line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][10]}]
set_property src_info {type:TCL file:{} line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][11]}]
set_property src_info {type:TCL file:{} line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][12]}]
set_property src_info {type:TCL file:{} line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[0][13]}]
set_property src_info {type:TCL file:{} line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_syncp[0]}]
set_property src_info {type:TCL file:{} line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dclkp[0]}]
set_property src_info {type:TCL file:{} line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][0]}]
set_property src_info {type:TCL file:{} line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][1]}]
set_property src_info {type:TCL file:{} line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][2]}]
set_property src_info {type:TCL file:{} line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][3]}]
set_property src_info {type:TCL file:{} line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][4]}]
set_property src_info {type:TCL file:{} line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][5]}]
set_property src_info {type:TCL file:{} line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][6]}]
set_property src_info {type:TCL file:{} line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][7]}]
set_property src_info {type:TCL file:{} line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][8]}]
set_property src_info {type:TCL file:{} line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][9]}]
set_property src_info {type:TCL file:{} line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][10]}]
set_property src_info {type:TCL file:{} line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][11]}]
set_property src_info {type:TCL file:{} line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][12]}]
set_property src_info {type:TCL file:{} line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[0][13]}]
set_property src_info {type:TCL file:{} line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_syncp[0]}]
set_property src_info {type:TCL file:{} line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dclkp[1]}]
set_property src_info {type:TCL file:{} line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][0]}]
set_property src_info {type:TCL file:{} line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][1]}]
set_property src_info {type:TCL file:{} line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][2]}]
set_property src_info {type:TCL file:{} line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][3]}]
set_property src_info {type:TCL file:{} line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][4]}]
set_property src_info {type:TCL file:{} line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][5]}]
set_property src_info {type:TCL file:{} line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][6]}]
set_property src_info {type:TCL file:{} line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][7]}]
set_property src_info {type:TCL file:{} line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][8]}]
set_property src_info {type:TCL file:{} line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][9]}]
set_property src_info {type:TCL file:{} line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][10]}]
set_property src_info {type:TCL file:{} line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][11]}]
set_property src_info {type:TCL file:{} line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][12]}]
set_property src_info {type:TCL file:{} line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[1][13]}]
set_property src_info {type:TCL file:{} line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_syncp[1]}]
set_property src_info {type:TCL file:{} line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dclkp[1]}]
set_property src_info {type:TCL file:{} line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][0]}]
set_property src_info {type:TCL file:{} line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][1]}]
set_property src_info {type:TCL file:{} line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][2]}]
set_property src_info {type:TCL file:{} line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][3]}]
set_property src_info {type:TCL file:{} line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][4]}]
set_property src_info {type:TCL file:{} line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][5]}]
set_property src_info {type:TCL file:{} line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][6]}]
set_property src_info {type:TCL file:{} line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][7]}]
set_property src_info {type:TCL file:{} line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][8]}]
set_property src_info {type:TCL file:{} line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][9]}]
set_property src_info {type:TCL file:{} line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][10]}]
set_property src_info {type:TCL file:{} line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][11]}]
set_property src_info {type:TCL file:{} line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][12]}]
set_property src_info {type:TCL file:{} line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[1][13]}]
set_property src_info {type:TCL file:{} line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_syncp[1]}]
set_property src_info {type:TCL file:{} line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dclkp[2]}]
set_property src_info {type:TCL file:{} line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][0]}]
set_property src_info {type:TCL file:{} line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][1]}]
set_property src_info {type:TCL file:{} line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][2]}]
set_property src_info {type:TCL file:{} line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][3]}]
set_property src_info {type:TCL file:{} line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][4]}]
set_property src_info {type:TCL file:{} line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][5]}]
set_property src_info {type:TCL file:{} line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][6]}]
set_property src_info {type:TCL file:{} line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][7]}]
set_property src_info {type:TCL file:{} line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][8]}]
set_property src_info {type:TCL file:{} line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][9]}]
set_property src_info {type:TCL file:{} line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][10]}]
set_property src_info {type:TCL file:{} line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][11]}]
set_property src_info {type:TCL file:{} line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][12]}]
set_property src_info {type:TCL file:{} line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_dp[2][13]}]
set_property src_info {type:TCL file:{} line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adca_syncp[2]}]
set_property src_info {type:TCL file:{} line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dclkp[2]}]
set_property src_info {type:TCL file:{} line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][0]}]
set_property src_info {type:TCL file:{} line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][1]}]
set_property src_info {type:TCL file:{} line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][2]}]
set_property src_info {type:TCL file:{} line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][3]}]
set_property src_info {type:TCL file:{} line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][4]}]
set_property src_info {type:TCL file:{} line:425 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][5]}]
set_property src_info {type:TCL file:{} line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][6]}]
set_property src_info {type:TCL file:{} line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][7]}]
set_property src_info {type:TCL file:{} line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][8]}]
set_property src_info {type:TCL file:{} line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][9]}]
set_property src_info {type:TCL file:{} line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][10]}]
set_property src_info {type:TCL file:{} line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][11]}]
set_property src_info {type:TCL file:{} line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][12]}]
set_property src_info {type:TCL file:{} line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_dp[2][13]}]
set_property src_info {type:TCL file:{} line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports {adcb_syncp[2]}]
set_property src_info {type:TCL file:{} line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports cdr1_dataout_n_i]
set_property src_info {type:TCL file:{} line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports cdr1_dataout_p_i]
set_property src_info {type:TCL file:{} line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVTTL [get_ports cdr1_en_n_o]
set_property src_info {type:TCL file:{} line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports cdr1_in_n_o]
set_property src_info {type:TCL file:{} line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports cdr1_in_p_o]
set_property src_info {type:TCL file:{} line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVTTL [get_ports cdr1_lol_i]
set_property src_info {type:TCL file:{} line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports clk_cdr1_n_i]
set_property src_info {type:TCL file:{} line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports clk_cdr1_p_i]
set_property src_info {type:TCL file:{} line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports slink1_rx_n_i]
set_property src_info {type:TCL file:{} line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports slink1_rx_p_i]
set_property src_info {type:TCL file:{} line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports slink1_tx_n_o]
set_property src_info {type:TCL file:{} line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports slink1_tx_p_o]
set_property src_info {type:TCL file:{} line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports xc7k_coax_n_o]
set_property src_info {type:TCL file:{} line:461 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 4.000 -name clk_cdr [get_ports clk_cdr1_p_i]
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:5 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Feb 20 11:42:58 GMT 2020"
current_instance -quiet
current_instance network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:6 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Feb 20 11:42:58 GMT 2020"
