lv dram sensing scheme
low-voltage sensing scheme
offset-cancellation sense amplifier scheme
bitline sensing scheme
low power dissipation
low-voltage cmos compatibility
data-retention time
memory cell
differential amplifier configuration
power-consuming refresh operation
sensing margin
1.5 v
