$date
	Sun Oct 23 05:43:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#415479
b110 !
1"
#415482
b110 &
b110 %
1$
#415483
0"
#415486
b11 &
b11 %
#415490
b1010 &
b1010 %
#415494
b101 &
b101 %
#415498
b10000 &
b10000 %
#415502
b1000 &
b1000 %
#415506
b100 &
b100 %
#415510
b10 &
b10 %
#415514
b1 &
b1 %
1#
#415518
b0 &
0#
b0 %
0$
#1395559
b1001 !
1"
#1395562
b1001 &
b1001 %
1$
#1395563
0"
#1395566
b11100 &
b11100 %
#1395570
b1110 &
b1110 %
#1395574
b111 &
b111 %
#1395578
b10110 &
b10110 %
#1395582
b1011 &
b1011 %
#1395586
b100010 &
b100010 %
#1395590
b10001 &
b10001 %
#1395594
b110100 &
b110100 %
#1395598
b11010 &
b11010 %
#1395602
b1101 &
b1101 %
#1395606
b101000 &
b101000 %
#1395610
b10100 &
b10100 %
#1395614
b1010 &
b1010 %
#1395618
b101 &
b101 %
#1395622
b10000 &
b10000 %
#1395626
b1000 &
b1000 %
#1395630
b100 &
b100 %
#1395634
b10 &
b10 %
#1395638
b1 &
1#
b1 %
#1395642
b0 &
b0 %
0#
0$
#2395316
b1100 !
1"
#2395318
b1100 &
b1100 %
1$
#2395319
0"
#2395322
b110 &
b110 %
#2395326
b11 &
b11 %
#2395330
b1010 &
b1010 %
#2395334
b101 &
b101 %
#2395338
b10000 &
b10000 %
#2395342
b1000 &
b1000 %
#2395346
b100 &
b100 %
#2395350
b10 &
b10 %
#2395354
b1 &
b1 %
1#
#2395358
b0 &
0#
b0 %
0$
#4500012
