#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 16 17:02:46 2024
# Process ID: 10320
# Current directory: C:/Users/emanessam26/Desktop/verilog/majority
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5700 C:\Users\emanessam26\Desktop\verilog\majority\majority.xpr
# Log file: C:/Users/emanessam26/Desktop/verilog/majority/vivado.log
# Journal file: C:/Users/emanessam26/Desktop/verilog/majority\vivado.jou
# Running On: CSE-P07-2168-47, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/emanessam26/Desktop/verilog/majority/majority.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_majority_3input.tcl
save_wave_config {C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg
set_property xsim.view C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg
source tb_majority_3input.tcl
save_wave_config {C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg}
save_wave_config {C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/emanessam26/Desktop/verilog/majority/tb_majority_3input_behav.wcfg
source tb_majority_3input.tcl
close_sim
