// Avishai Dernis 2025

using Zarem.Emulator.MIPS.Components.Enums;
using System.Runtime.CompilerServices;
using Zarem.MIPS.Helpers;

namespace Zarem.Emulator.MIPS.Components.CPU.Registers;

/// <summary>
/// CoProcessor0 Status register.
/// </summary>
/// <remarks>
/// Controls processor mode, interrupt enabling, and exception state.
/// </remarks>
public struct StatusRegister
{
    private const int INTERUPT_ENABLED_BIT = 0;
    private const int EXCEPTION_LEVEL_BIT = 1;
    private const int ERROR_LEVEL_BIT = 2;

    private const int KSU_OFFSET = 3;
    private const int KSU_SIZE = 2;

    private const int INTERUPT_MASK_SIZE = 8;
    private const int INTERUPT_MASK_OFFSET = 8;

    private const int BOOTSTRAPPING_BIT = 22;

    private uint _status;

    /// <summary>
    /// Gets or sets if interupts are enabled.
    /// </summary>
    /// <remarks>
    /// Interrupts are only taken when <see cref="InteruptEnabled"/> is <see langword="true"/> and <see cref="ExceptionLevel"/> is <see langword="false"/>."/>
    /// </remarks>
    public bool InteruptEnabled
    {
        readonly get => UintMasking.CheckBit(_status, INTERUPT_ENABLED_BIT);
        set => UintMasking.SetBit(ref _status, INTERUPT_ENABLED_BIT, value);
    }

    /// <summary>
    /// Gets or sets the exception level.
    /// </summary>
    /// <remarks>
    /// Set on exception entry. Cleared by eret.
    /// </remarks>
    public bool ExceptionLevel
    {
        readonly get => UintMasking.CheckBit(_status, EXCEPTION_LEVEL_BIT);
        set => UintMasking.SetBit(ref _status, EXCEPTION_LEVEL_BIT, value);
    }

    /// <summary>
    /// Gets or sets the error level.
    /// </summary>
    /// <remarks>
    /// Used for reset and NMI handling.
    /// </remarks>
    public bool ErrorLevel
    {
        readonly get => UintMasking.CheckBit(_status, ERROR_LEVEL_BIT);
        set => UintMasking.SetBit(ref _status, ERROR_LEVEL_BIT, value);
    }

    /// <summary>
    /// Gets or sets the processor privilege mode.
    /// </summary>
    /// <remarks>
    /// The effective status is <see cref="PrivilegeMode.Kernel"/> regardless of the <see cref="PrivilegeMode"/> when <see cref="ExceptionLevel"/> or <see cref="ErrorLevel"/> is <see langword="true"/>.
    /// </remarks>
    public PrivilegeMode PrivilegeMode
    {
        readonly get => (PrivilegeMode)UintMasking.GetShiftMask(_status, KSU_SIZE, KSU_OFFSET);
        set => UintMasking.SetShiftMask(ref _status, KSU_SIZE, KSU_OFFSET, (uint)value);
    }

    /// <summary>
    /// Gets or sets the interupt mask.
    /// </summary>
    /// <remarks>
    /// Each bit masks a corresponding interrupt line.
    /// </remarks>
    public byte InteruptMask
    {
        readonly get => (byte)UintMasking.GetShiftMask(_status, INTERUPT_MASK_SIZE, INTERUPT_MASK_OFFSET);
        set => UintMasking.SetShiftMask(ref _status, INTERUPT_MASK_SIZE, INTERUPT_MASK_OFFSET, value);
    }

    /// <summary>
    /// Gets or sets if the system is in bootstrapping mode.
    /// </summary>
    public bool BootStrapping
    {
        readonly get => UintMasking.CheckBit(_status, BOOTSTRAPPING_BIT);
        set => UintMasking.SetBit(ref _status, BOOTSTRAPPING_BIT, value);
    }

    /// <summary>
    /// Casts a <see cref="uint"/> to a <see cref="StatusRegister"/>.
    /// </summary>
    public static unsafe explicit operator StatusRegister(uint value) => Unsafe.As<uint, StatusRegister>(ref value);

    /// <summary>
    /// Casts a <see cref="StatusRegister"/> to a <see cref="uint"/>.
    /// </summary>
    public static unsafe explicit operator uint(StatusRegister value) => Unsafe.As<StatusRegister, uint>(ref value);
}
