{"vcs1":{"timestamp_begin":1742442808.553754082, "rt":1.36, "ut":0.27, "st":0.24}}
{"vcselab":{"timestamp_begin":1742442809.993093175, "rt":0.87, "ut":0.23, "st":0.16}}
{"link":{"timestamp_begin":1742442810.936256511, "rt":0.37, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742442807.989495298}
{"VCS_COMP_START_TIME": 1742442807.989495298}
{"VCS_COMP_END_TIME": 1742442812.279396241}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+tb1 +notimingchecks"}
{"vcs1": {"peak_mem": 329920}}
{"stitch_vcselab": {"peak_mem": 231528}}
