# ==============================================================================
proc init {} {
}

# ==============================================================================
proc setSources {} {
  variable Sources

  {%- for module,files in generated_files.vhdl_dict.items() %}
    {%- for file in files %}
  lappend Sources [list {{file}} "VHDL" "{{module}}"]
    {%- endfor %}
  {%- endfor %}
}

# ==============================================================================
proc setAddressSpace {} {
}

# ==============================================================================
proc doOnCreate {} {
  variable Sources
  addSources "Sources"
}

# ==============================================================================
proc doOnBuild {} {
}

# ==============================================================================
proc setSim {} {
}
