5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate9.3.vcd -o generate9.3.cdd -v generate9.3.v
3 0 $root $root NA 0 0
3 0 main main generate9.3.v 1 36
2 1 25 50008 1 0 20004 0 0 1 1 0
2 2 25 10001 0 1 400 0 0 y
2 3 25 10008 1 37 1006 1 2
2 4 26 f0012 1 0 20004 0 0 1 1 0
2 5 26 f0012 1 47 4 4 0 foo_func.a
2 6 26 50014 1 3a 8 0 5 foo_func
2 7 26 10001 0 1 400 0 0 y
2 8 26 10014 1 37 a 6 7
1 A 0 0 80000 32 0 1 0 0 0 0 0 0 0
1 y 0 5 30004 1 16 102
4 8 0 0
4 3 8 8
3 2 main.foo_func main.foo_func generate9.3.v 16 21
2 9 19 140014 1 1 804 0 0 a
2 10 19 130013 1 1b 20808 9 0 1 0 2
2 11 19 8000f 0 1 c00 0 0 foo_func
2 12 19 80014 1 37 1180a 10 11
1 foo_func 0 16 5000d 1 16 2
1 a 0 17 c 1 16 2
4 12 0 0
