{
  "design": {
    "design_info": {
      "boundary_crc": "0xED7E8160B20A2482",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_asm_1_rotary_alu_7seg_controller.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "top_calculator_0": ""
    },
    "ports": {
      "DIO_0": {
        "direction": "O"
      },
      "RCLK_0": {
        "direction": "O"
      },
      "SCLK_0": {
        "direction": "O"
      },
      "enc_a_0": {
        "direction": "I"
      },
      "enc_b_0": {
        "direction": "I"
      },
      "enc_sw_0": {
        "direction": "I"
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "7",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0_1\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_EN_DDR": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "0"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          }
        }
      },
      "top_calculator_0": {
        "vlnv": "xilinx.com:module_ref:top_calculator:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_top_calculator_0_0",
        "xci_path": "ip\\design_1_top_calculator_0_0_1\\design_1_top_calculator_0_0.xci",
        "inst_hier_path": "top_calculator_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top_calculator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enc_a": {
            "direction": "I"
          },
          "enc_b": {
            "direction": "I"
          },
          "enc_sw": {
            "direction": "I"
          },
          "SCLK": {
            "direction": "O"
          },
          "RCLK": {
            "direction": "O"
          },
          "DIO": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "enc_a_0_1": {
        "ports": [
          "enc_a_0",
          "top_calculator_0/enc_a"
        ]
      },
      "enc_b_0_1": {
        "ports": [
          "enc_b_0",
          "top_calculator_0/enc_b"
        ]
      },
      "enc_sw_0_1": {
        "ports": [
          "enc_sw_0",
          "top_calculator_0/enc_sw"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "top_calculator_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "top_calculator_0/rst"
        ]
      },
      "top_calculator_0_DIO": {
        "ports": [
          "top_calculator_0/DIO",
          "DIO_0"
        ]
      },
      "top_calculator_0_RCLK": {
        "ports": [
          "top_calculator_0/RCLK",
          "RCLK_0"
        ]
      },
      "top_calculator_0_SCLK": {
        "ports": [
          "top_calculator_0/SCLK",
          "SCLK_0"
        ]
      }
    }
  }
}