sim_seconds                                  5.919601                       # Number of seconds simulated
sim_ticks                                5919601325000                       # Number of ticks simulated
final_tick                               45005562877500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5681514                       # Simulator instruction rate (inst/s)
host_op_rate                                  5686395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324221544                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640788                       # Number of bytes of host memory used
host_seconds                                 18257.89                       # Real time elapsed on the host
sim_insts                                103732454852                       # Number of instructions simulated
sim_ops                                  103821571955                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker        42496                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        98816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data     59317504                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker        28672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        51200                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data     57291520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker        43776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        97536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data     59038208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker        37888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst        81664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data     50620928                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker        35840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst        87040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data     48737280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker        41472                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst       100352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data     55417088                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker        41472                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst        93440                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data     64649216                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker        32512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst        92672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data     53201920                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total        449280512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        98816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        97536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst        81664                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst        93440                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst        92672                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total       702720                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       315904                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        315904                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker          166                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst          386                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data       231709                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          112                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          200                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data       223795                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker          171                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst          381                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data       230618                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst          319                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data       197738                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker          140                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst          340                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data       190380                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker          162                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          392                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data       216473                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker          162                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data       252536                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker          127                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst          362                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data       207820                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           1755002                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1234                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1234                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         7179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        16693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     10020523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         4844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         8649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      9678273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         7395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        16477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      9973342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         6400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        13796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      8551408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         6054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        14704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      8233203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         7006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        16952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      9361625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         7006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        15785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     10921211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker         5492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        15655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      8987416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            75897090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        16693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         8649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        16477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        13796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        14704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        16952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        15785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        15655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         118711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks         53366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total              53366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks         53366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         7179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        16693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     10020523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         4844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         8649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      9678273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         7395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        16477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      9973342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         6400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        13796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      8551408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         6054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        14704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      8233203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         7006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        16952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      9361625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         7006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        15785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     10921211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker         5492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        15655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      8987416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           75950455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   1755002                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1234                       # Number of write requests accepted
system.mem_ctrls15.readBursts                14040016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   9872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM            449013024                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                267488                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                162272                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys             449280512                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             315904                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                 8359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                4809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         1811048                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         1756586                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         1794577                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         1746981                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         1716103                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         1725588                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         1703752                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         1777022                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             120                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             656                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2              72                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            1646                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             112                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             894                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6              64                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1507                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                5919600618000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            14040016                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               9872                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               1754005                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               1753901                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               1753902                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               1753903                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               1753905                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               1753907                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               1753911                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               1753911                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    65                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    40                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   39                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   38                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   36                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                   63                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      1765115                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   254.473672                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   253.170149                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    16.224026                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         3889      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95         6179      0.35%      0.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127          477      0.03%      0.60% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            7      0.00%      0.60% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191          476      0.03%      0.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223         6179      0.35%      0.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         3696      0.21%      1.18% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      1744212     98.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      1765115                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 67320.808612                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean 40544.683188                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 43418.069563                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-4095           20      9.57%      9.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8192-12287            3      1.44%     11.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::12288-16383            5      2.39%     13.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16384-20479            2      0.96%     14.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::20480-24575            7      3.35%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24576-28671           15      7.18%     24.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::28672-32767            7      3.35%     28.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32768-36863            2      0.96%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::36864-40959            2      0.96%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40960-45055            3      1.44%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::45056-49151            7      3.35%     34.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::49152-53247           12      5.74%     40.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::53248-57343           11      5.26%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::57344-61439            4      1.91%     47.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::61440-65535            2      0.96%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-69631            2      0.96%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::69632-73727            6      2.87%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::73728-77823           11      5.26%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::77824-81919            8      3.83%     61.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::81920-86015           13      6.22%     67.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::86016-90111            7      3.35%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::90112-94207            2      0.96%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::94208-98303            3      1.44%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::98304-102399            3      1.44%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::102400-106495           13      6.22%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::106496-110591            8      3.83%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::110592-114687            9      4.31%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::114688-118783            4      1.91%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::118784-122879            1      0.48%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::122880-126975            1      0.48%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::126976-131071            1      0.48%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-135167            4      1.91%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::139264-143359            4      1.91%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::143360-147455            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::151552-155647            1      0.48%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::155648-159743            1      0.48%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::167936-172031            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::188416-192511            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::200704-204799            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::221184-225279            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.263158                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.250058                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.735522                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            145     69.38%     69.86% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25             63     30.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               413602769129                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          651439355279                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat              44901302400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29476.40                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46426.40                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      75.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   75.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    29.81                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               12267388                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4225                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3370617.97                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 5266410422940                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  133050359328                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          1903975113.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          1909241107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          1835234150.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          1889396409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            1284427656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            1287980112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            1238054784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            1274592816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0          12494771328                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         12523301606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         12032387827.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         12379650316.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6955683.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        7148528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        8016122.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        7388651.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      223466934479.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      223504961376.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      222991977026.880035                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      223363746676.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      2325403674768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      2325370317840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      2325820304112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      2325494190384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        3288526382897.279785                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        3288568594440                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        3287891617892.159668                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        3288374609123.519531                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.253925                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.254929                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.238820                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.250313                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker        17920                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       113152                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data     58403584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker        17408                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst       367872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data     56707328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker        35840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst       114944                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data     58125824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker        29952                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        90368                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data     49801216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker        14848                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst        94720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data     47946752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker        16384                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst       110080                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data     54551040                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker        19200                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst       114432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data     63641344                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker        16640                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst       105472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data     52370432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total        442827264                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       113152                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst       367872                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst       114944                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        90368                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst        94720                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst       110080                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst       114432                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst       105472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      1111040                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       733440                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        733440                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data       228139                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker           68                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst         1437                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data       221513                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker          140                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst          449                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data       227054                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker          117                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst          353                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data       194536                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst          370                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data       187292                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker           64                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          430                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data       213090                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker           75                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst          447                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data       248599                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker           65                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data       204572                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           1729794                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2865                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2865                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         3027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        19115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      9866135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         2941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        62145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      9579586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         6054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        19418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      9819213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         5060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        15266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      8412934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         2508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        16001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      8099659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         2768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        18596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      9215323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker         3243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.itb.walker           86                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        19331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     10750951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        17817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      8846953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            74806940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        19115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        62145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        19418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        15266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        16001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        18596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        19331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        17817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         187688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        123900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             123900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        123900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         3027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        19115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      9866135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         2941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        62145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      9579586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         6054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        19418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      9819213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         5060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        15266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      8412934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         2508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        16001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      8099659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         2768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        18596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      9215323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker         3243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.itb.walker           86                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        19331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     10750951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        17817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      8846953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           74930841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   1729794                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2865                       # Number of write requests accepted
system.mem_ctrls09.readBursts                13838352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  22920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM            442417056                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                410208                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                466240                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys             442827264                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             733440                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                12819                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                8334                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          831                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         1733889                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         1698344                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         1669564                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         1725143                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         1724720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         1772296                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         1735810                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         1765767                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             128                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1              96                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            1462                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2100                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1373                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            4806                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            4557                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                5919595176000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            13838352                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              22920                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               1728388                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               1728023                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               1728029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               1728039                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               1728040                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               1728049                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               1728052                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               1728055                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   182                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   117                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  111                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   99                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   95                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   88                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  596                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  597                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  597                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  600                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  599                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  599                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  598                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  597                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  597                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  595                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  595                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  595                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      1736800                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   254.999595                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   254.068475                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    13.390341                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         3379      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95         3138      0.18%      0.38% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127          345      0.02%      0.40% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           17      0.00%      0.40% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191          346      0.02%      0.42% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223         3137      0.18%      0.60% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255         2711      0.16%      0.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      1723727     99.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      1736800                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          599                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 23114.519199                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean 19065.329053                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev 10069.351904                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1023            9      1.50%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-2047           15      2.50%      4.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-3071            5      0.83%      4.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-4095           13      2.17%      7.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-5119            6      1.00%      8.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5120-6143            9      1.50%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-7167            6      1.00%     10.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7168-8191            3      0.50%     11.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-9215            3      0.50%     11.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9216-10239            6      1.00%     12.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10240-11263            8      1.34%     13.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::11264-12287            8      1.34%     15.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-13311            8      1.34%     16.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::13312-14335            7      1.17%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::14336-15359           16      2.67%     20.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::15360-16383            8      1.34%     21.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-17407           10      1.67%     23.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::17408-18431            9      1.50%     24.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::18432-19455            8      1.34%     26.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::19456-20479           13      2.17%     28.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::20480-21503           23      3.84%     32.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::21504-22527           27      4.51%     36.73% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::22528-23551           27      4.51%     41.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::23552-24575           36      6.01%     47.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-25599           47      7.85%     55.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::25600-26623           42      7.01%     62.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::26624-27647           53      8.85%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::27648-28671           38      6.34%     77.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-29695           38      6.34%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::29696-30719           28      4.67%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::30720-31743           13      2.17%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::31744-32767            5      0.83%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-33791            7      1.17%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::34816-35839            6      1.00%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::35840-36863            4      0.67%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::36864-37887            3      0.50%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::37888-38911            1      0.17%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::38912-39935            1      0.17%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::39936-40959            3      0.50%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40960-41983            2      0.33%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::41984-43007            3      0.50%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::44032-45055            1      0.17%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::45056-46079            5      0.83%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::46080-47103            2      0.33%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::47104-48127            3      0.50%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48128-49151            4      0.67%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::49152-50175            2      0.33%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::50176-51199            1      0.17%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::51200-52223            2      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::54272-55295            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::55296-56319            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          599                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          599                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.323873                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.308659                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.802555                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.33%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.17%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.17%      0.67% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              3      0.50%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.17%      1.34% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            360     60.10%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            231     38.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          599                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               404172422803                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          638515207153                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat              44241705600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29233.77                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46183.77                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      74.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   74.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    29.45                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               12091153                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12150                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3416480.21                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 5268367320243                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  131093462025                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          1848639542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          1820282889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          1884276172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          1902642739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            1247098104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            1227968616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            1271138688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            1283528832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         12137926195.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         11927329689.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         12354297446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         12434576294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        23700833.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        7268797.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        44807178.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      223082252988.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      222922963944                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      223328099551.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      223558015973.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      2325741114672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      2325880841904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      2325525459792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      2325323778720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        3288028514628.479980                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        3287768731745.279785                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        3288336184317.120117                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        3288512993606.399414                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.242078                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.235896                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.249399                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.253606                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst       327680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data     58628608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst       512000                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data     56609024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst       300544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data     58388480                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst       171776                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data     50055680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst       130304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data     48164352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst       302336                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data     54817024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst       179712                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data     63877632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst       220672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data     52537344                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total        445223168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst       327680                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst       512000                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst       300544                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst       171776                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst       130304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst       302336                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst       179712                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst       220672                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      2145024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      1592832                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1592832                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst         1280                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data       229018                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst         2000                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data       221129                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst         1174                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data       228080                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data       195530                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst          509                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data       188142                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst         1181                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data       214129                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst          702                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data       249522                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst          862                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data       205224                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           1739153                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         6222                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             6222                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        55355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      9904148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        86492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      9562979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        50771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      9863583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        29018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      8455921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        22012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      8136418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        51074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      9260256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        30359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     10790867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        37278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      8875149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            75211681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        55355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        86492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        50771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        29018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        22012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        51074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        30359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        37278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         362360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        269078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             269078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        269078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        55355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      9904148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        86492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      9562979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        50771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      9863583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        29018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      8455921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        22012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      8136418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        51074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      9260256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        30359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     10790867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        37278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      8875149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           75480759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   1739153                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     6222                       # Number of write requests accepted
system.mem_ctrls06.readBursts                13913224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  49776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM            444779584                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                443584                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1473184                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys             445223168                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            1592832                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                13862                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                3739                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs         1163                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         1782144                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         1668564                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         1780557                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         1675240                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         1722281                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         1732112                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         1801775                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         1736689                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           33799                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2432                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3              56                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             392                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5              88                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            7894                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1136                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                5919607283000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            13913224                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              49776                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               1735441                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               1735290                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               1735317                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               1735341                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               1735360                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               1735394                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               1735449                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               1735494                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  1156                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                  1083                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                 1059                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                 1039                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                 1020                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  986                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  939                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  904                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                  599                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                  562                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                  557                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                  558                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                  555                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                  554                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                  553                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                  548                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                  475                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                  321                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                  319                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                  317                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                  316                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                  318                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                  312                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                  312                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                  221                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                   92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                   92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                   91                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                   90                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                   87                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                   21                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1857                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1858                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1859                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1860                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1863                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1872                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1874                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1905                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1926                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1933                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1929                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1921                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1919                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1888                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      1753219                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   254.533386                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   253.134477                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    16.263864                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         5659      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95         3637      0.21%      0.53% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127          815      0.05%      0.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           85      0.00%      0.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191          801      0.05%      0.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223         3648      0.21%      0.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         4804      0.27%      1.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      1733770     98.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      1753219                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1934                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean  7196.910548                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  2897.390870                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  8184.918355                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-511          158      8.17%      8.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-1023          435     22.49%     30.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1535          313     16.18%     46.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-2047          134      6.93%     53.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2559           54      2.79%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-3071           24      1.24%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3583           16      0.83%     58.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3584-4095            5      0.26%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4607           13      0.67%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4608-5119           17      0.88%     60.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5120-5631           17      0.88%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5632-6143           14      0.72%     62.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-6655           16      0.83%     62.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6656-7167           19      0.98%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7168-7679           11      0.57%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7680-8191           12      0.62%     65.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-8703           12      0.62%     65.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8704-9215           14      0.72%     66.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9216-9727           15      0.78%     67.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9728-10239           13      0.67%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-10751           12      0.62%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10752-11263           17      0.88%     69.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11264-11775           21      1.09%     70.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11776-12287           16      0.83%     71.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-12799           16      0.83%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12800-13311            9      0.47%     72.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13312-13823           15      0.78%     73.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13824-14335           18      0.93%     74.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14336-14847           21      1.09%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14848-15359           18      0.93%     76.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15360-15871            7      0.36%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15872-16383           22      1.14%     77.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-16895           10      0.52%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16896-17407           16      0.83%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17408-17919           11      0.57%     79.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17920-18431           10      0.52%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-18943           15      0.78%     80.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18944-19455           20      1.03%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19456-19967           32      1.65%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19968-20479           51      2.64%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-20991           59      3.05%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20992-21503           76      3.93%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::21504-22015           60      3.10%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22016-22527           51      2.64%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-23039           13      0.67%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::23040-23551            5      0.26%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24064-24575            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1934                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1934                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.804033                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.750535                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.442954                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             30      1.55%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17             25      1.29%      2.84% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              6      0.31%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19             12      0.62%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              6      0.31%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              9      0.47%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      0.16%      4.71% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23             30      1.55%      6.26% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24           1594     82.42%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25            219     11.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1934                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               410942001327                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          646536187227                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat              44477958400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29565.53                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46515.53                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      75.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   75.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               12154025                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 38155                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              82.88                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3391596.24                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 5266749193144                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  132711589124                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          1854437155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1            1841891184                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          1862161660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3            1905836688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            1251009192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1242545640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            1256220168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            1285683480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         12084921139.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         12097093132.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2          12235159872                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         12464342092.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        48511042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        9171532.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6187207.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        32574597.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      223277994034.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      223047014676.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      223181444151.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      223498852873.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      2325569412000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      2325772025472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      2325654104880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      2325375676176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        3288051928432.319824                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        3287975385506.879883                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        3288160921808.639648                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        3288528609776.639648                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.242635                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.240813                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.245228                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.253978                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst       139520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data     59422976                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst       929280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data     57369856                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst       172544                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data     59155456                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst       138752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data     50748160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst       154112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data     48807424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst       157440                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data     55495168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst       163584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data     64757760                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst       162560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data     53316608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total        451091200                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst       139520                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst       929280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst       172544                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst       138752                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst       154112                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst       157440                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst       163584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst       162560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      2017792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       441600                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        441600                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data       232121                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst         3630                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data       224101                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data       231076                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst          542                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data       198235                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst          602                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data       190654                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          615                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data       216778                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst          639                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data       252960                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst          635                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data       208268                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           1762075                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1725                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1725                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        23569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     10038341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       156984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      9691507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        29148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      9993149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        23439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      8572902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        26034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      8245053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        26596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      9374815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        27634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     10939548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        27461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      9006790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            76202970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        23569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       156984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        29148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        23439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        26034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        26596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        27634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        27461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         340866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks         74600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total              74600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks         74600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        23569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     10038341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       156984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      9691507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        29148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      9993149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        23439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      8572902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        26034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      8245053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        26596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      9374815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        27634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     10939548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        27461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      9006790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           76277569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   1762075                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1725                       # Number of write requests accepted
system.mem_ctrls02.readBursts                14096600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  13800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM            450767936                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                323264                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                268192                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys             451091200                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             441600                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                10102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                5411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         1140                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         1740528                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         1746400                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         1760099                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         1791753                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         1725163                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         1807618                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         1714545                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         1800392                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             689                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1              72                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2011                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             565                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             554                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5              96                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            4314                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7              80                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                5919585525000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            14096600                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              13800                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               1760760                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               1760635                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               1760647                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               1760651                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               1760655                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               1760658                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               1760673                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               1760679                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   189                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   160                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  149                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  141                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  137                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  128                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  113                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  107                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  336                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  336                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  336                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  336                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  336                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  337                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  343                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  350                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  352                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  351                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  346                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  339                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                   67                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      1769599                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   254.880415                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   253.893789                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    13.971922                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63         3400      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95         3536      0.20%      0.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127          818      0.05%      0.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           36      0.00%      0.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191          811      0.05%      0.49% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223         3535      0.20%      0.69% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255         3160      0.18%      0.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      1754303     99.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      1769599                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          352                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 40015.982955                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean 25152.892131                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 29038.173915                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-4095           37     10.51%     10.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4096-8191           16      4.55%     15.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8192-12287           10      2.84%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::12288-16383           10      2.84%     20.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16384-20479           14      3.98%     24.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::20480-24575           16      4.55%     29.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24576-28671           44     12.50%     41.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::28672-32767           30      8.52%     50.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32768-36863           15      4.26%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::36864-40959            9      2.56%     57.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40960-45055            9      2.56%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::45056-49151           16      4.55%     64.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::49152-53247           23      6.53%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::53248-57343           23      6.53%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::57344-61439           15      4.26%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::61440-65535            7      1.99%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-69631            3      0.85%     84.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::69632-73727            6      1.70%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::73728-77823            8      2.27%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::77824-81919           10      2.84%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::81920-86015            9      2.56%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::86016-90111            4      1.14%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::94208-98303            2      0.57%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::98304-102399            3      0.85%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::102400-106495            4      1.14%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::106496-110591            3      0.85%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::114688-118783            2      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::122880-126975            1      0.28%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::135168-139263            1      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::139264-143359            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::184320-188415            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          352                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          352                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.809659                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.749519                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.545370                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              4      1.14%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              5      1.42%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              5      1.42%      3.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              3      0.85%      4.83% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.28%      5.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              4      1.14%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              7      1.99%      8.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            260     73.86%     82.10% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25             63     17.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          352                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               415887589450                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          654653730550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat              45076793600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29523.85                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46473.85                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      76.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   76.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.52                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               12318334                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  6946                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              82.80                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3356154.62                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 5265956939105                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  133503843163                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          1870512739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          1911750422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          1895288371.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          1880902598.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1261853832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1289672904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            1278567552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            1268862864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         12266047372.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         12540127142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         12464656588.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3          12357543744                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        6612710.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        9937105.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        7126963.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12408422.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      223228840262.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      223523868067.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      223422426653.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      223346580301.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      2325612529344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      2325353733024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      2325442716720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      2325509248608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        3288212040129.599609                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        3288594732534.720215                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        3288476426717.759766                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        3288341190407.040039                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.246445                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.255551                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.252736                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.249518                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        65536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data     58897408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        71424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data     56883712                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        70144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data     58565120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst        62976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data     50225920                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst        41984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data     48377600                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        76800                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data     55026688                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst        47360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data     64158464                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst       124672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data     52760064                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total        445457408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        70144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst        62976                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        76800                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total       560896                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       647936                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        647936                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data       230068                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst          279                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data       222202                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data       228770                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data       196195                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst          164                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data       188975                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          300                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data       214948                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst          185                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data       250619                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst          487                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data       206094                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           1740068                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2531                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2531                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        11071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      9949557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        12066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      9609382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        11849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      9893423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        10639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      8484679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst         7092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      8172442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        12974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      9295675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.itb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst         8001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     10838308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.itb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        21061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      8912773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            75251251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        11071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        12066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        11849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        10639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst         7092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        12974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst         8001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        21061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          94752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        109456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             109456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        109456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        11071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      9949557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        12066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      9609382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        11849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      9893423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        10639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      8484679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst         7092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      8172442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        12974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      9295675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.itb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst         8001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     10838308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.itb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        21061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      8912773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           75360708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   1740068                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2531                       # Number of write requests accepted
system.mem_ctrls10.readBursts                13920544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  20248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM            445050272                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                407136                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                392416                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys             445457408                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             647936                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                12723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                7969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          812                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         1780942                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         1756064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         1750829                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         1678796                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         1762512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         1718600                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         1784936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         1675142                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            4574                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1              64                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            1651                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            1003                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             104                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6              72                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            4739                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                5919588796000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            13920544                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              20248                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               1738689                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               1738364                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               1738369                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               1738370                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               1738365                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               1738368                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               1738368                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               1738375                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    67                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   63                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   60                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   59                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   53                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   51                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   44                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  503                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  504                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  505                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  507                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  506                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  506                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  506                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  505                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  502                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  500                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  497                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  496                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                  183                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      1747711                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   254.872052                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   253.871629                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    14.056092                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         3442      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95         3450      0.20%      0.39% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127          865      0.05%      0.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           26      0.00%      0.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191          865      0.05%      0.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223         3455      0.20%      0.69% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         2876      0.16%      0.86% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      1732732     99.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      1747711                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          506                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 27521.306324                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean 22468.622381                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 12770.631242                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-2047           21      4.15%      4.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-4095            6      1.19%      5.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-6143            5      0.99%      6.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-8191            3      0.59%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8192-10239            6      1.19%      8.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::10240-12287            7      1.38%      9.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-14335            8      1.58%     11.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::14336-16383           12      2.37%     13.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-18431           12      2.37%     15.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::18432-20479            7      1.38%     17.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-22527           24      4.74%     21.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::22528-24575           49      9.68%     31.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24576-26623           72     14.23%     45.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::26624-28671           94     18.58%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-30719           76     15.02%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::30720-32767           18      3.56%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-34815            7      1.38%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::34816-36863            6      1.19%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-38911            7      1.38%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::38912-40959            5      0.99%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-43007            6      1.19%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::43008-45055            2      0.40%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-47103            7      1.38%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::47104-49151           15      2.96%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-51199            4      0.79%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::51200-53247            6      1.19%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::53248-55295            8      1.58%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::55296-57343            5      0.99%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::59392-61439            1      0.20%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::69632-71679            1      0.20%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::77824-79871            2      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::79872-81919            3      0.59%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::81920-83967            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          506                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          506                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.235178                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.212255                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.980012                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.20%      0.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              3      0.59%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              3      0.59%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.40%      2.17% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              3      0.59%      2.77% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.20%      2.96% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            309     61.07%     64.03% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25            182     35.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          506                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               408315051523                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          644052617473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat              44505027200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29358.66                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46308.66                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      75.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   75.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    29.20                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               12162159                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 10214                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3396988.52                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 5267584359072                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  131876423196                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          1899563097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          1848932265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2            1866594240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          1858473590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            1281451296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            1247295576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            1259210400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            1253732184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0          12449199360                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1          12105275520                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         12268228377.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3          12181183872                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        20012313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        16500464.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        19627038.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      223494261865.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      223087434589.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      223215560429.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      223195835784.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      2325379703376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      2325736569408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      2325624178320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      2325641480640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        3288489835177.919922                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        3288007651692.479980                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        3288205122183.359863                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        3288115976978.879883                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.253055                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.241581                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.246280                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.244159                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst       315904                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data     59127296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst       131072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data     57029120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst       304128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data     58760192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst       200704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data     50392320                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst       149248                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data     48517376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst       289024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data     55159296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst       215552                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data     64346112                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst       250368                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data     52914432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total        448102144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst       315904                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst       304128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst       200704                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst       149248                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst       289024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst       215552                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst       250368                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      1856000                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       804864                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        804864                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst         1234                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data       230966                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data       222770                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst         1188                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data       229532                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst          784                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data       196845                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst          583                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data       189521                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst         1129                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data       215466                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst          842                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data       251352                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst          978                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data       206697                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           1750399                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3144                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3144                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        53366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      9988392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        22142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      9633946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        51376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      9926377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        33905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      8512789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        25213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      8196055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        48825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      9318076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        36413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     10870008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        42295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      8938851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            75698028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        53366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        22142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        51376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        33905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        25213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        48825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        36413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        42295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         313535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        135966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             135966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        135966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        53366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      9988392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        22142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      9633946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        51376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      9926377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        33905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      8512789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        25213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      8196055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        48825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      9318076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        36413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     10870008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        42295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      8938851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           75833993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   1750399                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3144                       # Number of write requests accepted
system.mem_ctrls07.readBursts                14003192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  25152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM            447671968                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                430176                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                550848                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys             448102144                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             804864                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                13443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                7930                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs         2344                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         1818583                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         1630752                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         1753635                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         1829890                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         1746373                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         1712872                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         1779315                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         1718329                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            6094                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2358                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            1425                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             403                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             128                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            5499                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1043                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                5919593424000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            14003192                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              25152                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               1748586                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               1748287                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               1748310                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               1748336                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               1748349                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               1748358                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               1748384                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               1748392                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   494                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   380                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  355                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  326                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  309                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  295                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  268                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  254                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  694                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  694                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  694                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  694                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  694                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  697                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  703                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  703                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  712                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  717                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  715                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  714                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  710                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  707                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  701                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  701                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  236                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      1758889                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   254.832918                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   253.787170                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    14.325103                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         3761      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95         3310      0.19%      0.40% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127         1014      0.06%      0.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           35      0.00%      0.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191         1013      0.06%      0.52% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223         3315      0.19%      0.71% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255         3083      0.18%      0.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      1743358     99.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      1758889                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          717                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 19510.969317                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean 14519.507215                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 11035.320080                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-2047           39      5.44%      5.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-4095           52      7.25%     12.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-6143           29      4.04%     16.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6144-8191           24      3.35%     20.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-10239           22      3.07%     23.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::10240-12287           41      5.72%     28.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-14335           25      3.49%     32.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::14336-16383           30      4.18%     36.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-18431           27      3.77%     40.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::18432-20479           39      5.44%     45.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-22527           52      7.25%     53.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::22528-24575           65      9.07%     62.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-26623           80     11.16%     73.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::26624-28671           76     10.60%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-30719           58      8.09%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::30720-32767           19      2.65%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-34815            7      0.98%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::34816-36863            9      1.26%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-38911            2      0.28%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::38912-40959            3      0.42%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-43007            4      0.56%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::43008-45055            2      0.28%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-47103            1      0.14%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::47104-49151            2      0.28%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-51199            2      0.28%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::51200-53247            1      0.14%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-55295            2      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::55296-57343            2      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::65536-67583            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::83968-86015            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          717                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          717                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.008368                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.950497                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.514340                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             14      1.95%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.14%      2.09% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              5      0.70%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              7      0.98%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              4      0.56%      4.32% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              3      0.42%      4.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              6      0.84%      5.58% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            450     62.76%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            227     31.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          717                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               410011662485                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          647137908035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat              44767196800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29308.01                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46258.01                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      75.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   75.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    29.58                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               12233733                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 14341                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3375790.29                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 5266713771599                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  132747010669                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          1849538275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1            1941843456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          1846926748.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          1882218038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            1247704392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            1309973760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1245942648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1269750264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         12103426483.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         12722113996.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2          12138512256                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3          12320475648                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        22895447.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        15556147.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6355998.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        29122053.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      223130636631.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      223753173868.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      223079567166.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      223375250352.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      2325698672880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      2325152587584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      2325743470656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      2325484099440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        3288018517977.599609                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        3288860892681.599609                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        3288026419343.040039                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        3288326559665.279785                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.241840                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.261885                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.242028                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.249170                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       158720                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst       143616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data     58743808                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker        98560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       143872                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data     56747008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       150528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst       170240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data     58442240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker        81408                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst       144384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data     50105088                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker        80896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst       100864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data     48238336                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker        86528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst       150528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data     54894336                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker       175616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst       139520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data     64032512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker        88576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst       198144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data     52689664                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total        446005248                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst       143616                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       143872                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst       170240                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst       144384                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst       150528                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst       139520                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst       198144                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total      1191168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       515328                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        515328                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker          620                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst          561                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data       229468                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker          385                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst          562                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data       221668                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker          588                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data       228290                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker          318                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst          564                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data       195723                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker          316                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data       188431                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker          338                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst          588                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data       214431                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker          686                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data       250127                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker          346                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst          774                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data       205819                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           1742208                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2013                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2013                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        26813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        24261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      9923609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        16650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        24304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      9586289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        25429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        28759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      9872665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        13752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        24391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      8464267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        13666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        17039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      8148916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker        14617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        25429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      9273316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker        29667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.itb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        23569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     10817031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        14963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        33473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      8900880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            75343798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        24261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        24304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        28759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        24391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        17039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        25429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        23569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        33473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         201224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks         87055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total              87055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks         87055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        26813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        24261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      9923609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        16650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        24304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      9586289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        25429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        28759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      9872665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        13752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        24391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      8464267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        13666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        17039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      8148916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker        14617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        25429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      9273316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker        29667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.itb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        23569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     10817031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        14963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        33473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      8900880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           75430853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   1742208                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2013                       # Number of write requests accepted
system.mem_ctrls08.readBursts                13937664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  16104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM            445643136                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                362112                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                319136                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys             446005248                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             515328                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                11316                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                6131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs         1462                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         1719738                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         1759920                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         1798012                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         1747793                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         1746387                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         1683272                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         1750538                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         1720688                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0              96                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            1905                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2621                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             923                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            4068                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7              40                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                5919623521000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            13937664                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              16104                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               1740873                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               1740675                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               1740679                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               1740685                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               1740689                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               1740692                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               1740696                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               1740701                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   122                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    93                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   78                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   72                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   68                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   62                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  405                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  405                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  406                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  406                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  406                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  407                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  409                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  412                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  416                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  413                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  412                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  412                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  409                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  407                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  403                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                  101                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      1751495                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   254.618067                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   253.443035                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    15.420520                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         3568      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95         5065      0.29%      0.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127          853      0.05%      0.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           21      0.00%      0.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191          852      0.05%      0.59% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223         5064      0.29%      0.88% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         3240      0.18%      1.07% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      1732832     98.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      1751495                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          416                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 33504.701923                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean 27428.045899                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 17009.071113                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-2047           12      2.88%      2.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-4095            6      1.44%      4.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6144-8191            8      1.92%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8192-10239            1      0.24%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::10240-12287            1      0.24%      6.73% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12288-14335            9      2.16%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::14336-16383           10      2.40%     11.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16384-18431            6      1.44%     12.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::18432-20479           20      4.81%     17.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::20480-22527           20      4.81%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::22528-24575           22      5.29%     27.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24576-26623           42     10.10%     37.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::26624-28671           34      8.17%     45.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::28672-30719           35      8.41%     54.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::30720-32767           21      5.05%     59.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32768-34815           13      3.12%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::34816-36863           12      2.88%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::36864-38911            8      1.92%     67.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::38912-40959           11      2.64%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40960-43007           17      4.09%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::43008-45055            7      1.68%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::45056-47103           12      2.88%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::47104-49151            9      2.16%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::49152-51199           20      4.81%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::51200-53247            9      2.16%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::53248-55295           15      3.61%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::55296-57343            7      1.68%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::57344-59391            4      0.96%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::59392-61439            2      0.48%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::61440-63487            1      0.24%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::63488-65535            3      0.72%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::67584-69631            4      0.96%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::69632-71679            2      0.48%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::71680-73727            1      0.24%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::73728-75775            3      0.72%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::75776-77823            1      0.24%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::77824-79871            2      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::79872-81919            1      0.24%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::81920-83967            3      0.72%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104448-106495            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::106496-108543            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          416                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          416                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.973558                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.924271                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.399405                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              5      1.20%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              3      0.72%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              4      0.96%      2.88% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              3      0.72%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              2      0.48%      4.09% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.24%      4.33% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              4      0.96%      5.29% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            293     70.43%     75.72% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25            101     24.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          416                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               403892681627                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          639944280227                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat              44564313600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29002.05                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45952.05                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      75.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   75.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.41                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               12176526                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  8300                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3393849.47                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 5267357858557                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  132103384206                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          1859110444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1            1897874496                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          1854890150.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          1874319955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            1254161808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            1280312160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            1251314784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            1264422192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         12221099404.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         12458077132.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         12166196889.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         12273701606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        6005145.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10421913.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        6725099.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12906501.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      223162379210.880035                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      223429294779.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      223123306832.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      223286453144.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      2325670828512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      2325436692048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      2325705102528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      2325561991728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        3288139228394.879883                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        3288478316399.040039                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        3288073180152.959961                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        3288239438996.160156                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.244712                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.252781                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.243141                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.247097                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker        75264                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        73216                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data     59074048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker        71680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst       112896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data     57137920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker        56320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        78080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data     58809600                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker        48640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        62720                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data     50439168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker        60928                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst        66816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data     48568064                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker        68864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        81408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data     55181568                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker        80128                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst        79360                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data     64408576                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker        68352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst        76032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data     53074432                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total        447854080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        73216                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        78080                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst        66816                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        81408                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst        79360                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst        76032                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total       630528                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       481536                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        481536                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker          294                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          286                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data       230758                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          280                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data       223195                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker          220                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst          305                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data       229725                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker          190                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data       197028                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker          238                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst          261                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data       189719                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker          269                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          318                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data       215553                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker          313                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst          310                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data       251596                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker          267                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst          297                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data       207322                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           1749430                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1881                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1881                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        12714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        12368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      9979396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        12109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        19072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      9652326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         9514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        13190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      9934723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         8217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        10595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      8520704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        10293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        11287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      8204617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        11633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        13752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      9321839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker        13536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        13406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     10880560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        11547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        12844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      8965879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            75656122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        12368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        19072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        13190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        10595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        11287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        13752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        13406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        12844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         106515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks         81346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total              81346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks         81346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        12714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        12368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      9979396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        12109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        19072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      9652326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         9514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        13190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      9934723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         8217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        10595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      8520704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        10293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        11287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      8204617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        11633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        13752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      9321839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker        13536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        13406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     10880560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        11547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        12844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      8965879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           75737468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   1749430                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1881                       # Number of write requests accepted
system.mem_ctrls11.readBursts                13995440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  15048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM            447528864                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                325216                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                332128                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys             447854080                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             481536                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                10163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                4669                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           34                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         1820157                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         1701440                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         1773246                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         1718634                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         1696074                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         1759898                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         1713663                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         1802165                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            5074                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             120                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            1722                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1232                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             632                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1287                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                5919602138000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            13995440                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              15048                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               1748309                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               1748093                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               1748092                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               1748094                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               1748099                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               1748101                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               1748101                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               1748102                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    48                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    41                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   40                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   38                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   25                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  425                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  425                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  425                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  425                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  425                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  426                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  426                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  426                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  428                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  430                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  429                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  429                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  429                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  101                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      1757621                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   254.810902                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   253.785902                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    14.352078                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         3173      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95         4437      0.25%      0.43% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127          582      0.03%      0.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           24      0.00%      0.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191          582      0.03%      0.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223         4436      0.25%      0.75% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255         2855      0.16%      0.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      1741532     99.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      1757621                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          430                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 32541.686047                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 26204.663790                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 15324.068284                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-2047           17      3.95%      3.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-4095            2      0.47%      4.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4096-6143            3      0.70%      5.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6144-8191            2      0.47%      5.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-10239           10      2.33%      7.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::10240-12287            5      1.16%      9.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::12288-14335            3      0.70%      9.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::14336-16383            3      0.70%     10.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16384-18431            4      0.93%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::18432-20479           11      2.56%     13.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::20480-22527           16      3.72%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::22528-24575           26      6.05%     23.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24576-26623           46     10.70%     34.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::26624-28671           58     13.49%     47.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::28672-30719           53     12.33%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::30720-32767           33      7.67%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32768-34815            7      1.63%     69.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::34816-36863            1      0.23%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::36864-38911            3      0.70%     70.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::38912-40959            3      0.70%     71.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40960-43007            6      1.40%     72.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::43008-45055            3      0.70%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::45056-47103           11      2.56%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::47104-49151           11      2.56%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::49152-51199           13      3.02%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::51200-53247           18      4.19%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::53248-55295           29      6.74%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::55296-57343           21      4.88%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::57344-59391            5      1.16%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::59392-61439            2      0.47%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-67583            1      0.23%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::75776-77823            1      0.23%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::77824-79871            2      0.47%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::81920-83967            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          430                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          430                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.137209                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.114825                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.942279                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.23%      1.16% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.23%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            325     75.58%     76.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25             99     23.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          430                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               412415201379                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          649465646529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat              44752886400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29489.24                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46439.24                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      75.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   75.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.32                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               12229399                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  8636                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3380097.62                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 5266847860525                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  132612921743                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0            1889479872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          1882584547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          1852442524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          1892581891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            1274649120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            1269997512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            1249663608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            1276741752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0          12396618624                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         12348870643.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         12153437836.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3          12421718400                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        15841059.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10018391.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        8465679.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        9123010.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      223407224616.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      223322751984.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      223115273389.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      223398377268.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      2325456051840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      2325530150640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      2325712149408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      2325463812672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        3288405509001.599609                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        3288330017587.199707                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        3288057076315.199707                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        3288427998863.040039                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.251049                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.249252                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.242757                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.251584                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst       357376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data     58558976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst       702976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data     56539648                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst       192512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data     58214912                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst       143104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data     49896448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst       170752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data     48062720                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst       181760                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data     54586624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst       194048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data     63745792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst       184576                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data     52458496                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total        444190720                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst       357376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst       702976                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst       192512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst       143104                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst       170752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst       181760                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst       194048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst       184576                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      2127104                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       260352                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        260352                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         1396                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data       228746                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst         2746                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data       220858                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst          752                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data       227402                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst          559                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data       194908                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data       187745                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          710                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data       213229                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst          758                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data       249007                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst          721                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data       204916                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           1735120                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1017                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1017                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        60372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      9892385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       118754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      9551259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        32521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      9834262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        24175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      8429022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        28845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      8119249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        30705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      9221335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        32781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     10768595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        31180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      8861829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            75037270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        60372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       118754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        32521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        24175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        28845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        30705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        32781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        31180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         359332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         43981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              43981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         43981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        60372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      9892385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       118754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      9551259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        32521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      9834262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        24175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      8429022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        28845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      8119249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        30705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      9221335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        32781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     10768595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        31180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      8861829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           75081251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   1735120                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1017                       # Number of write requests accepted
system.mem_ctrls01.readBursts                13880960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   8136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM            443972288                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                218432                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                131712                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys             444190720                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             260352                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                 6826                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                4020                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         1106                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         1777278                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         1797856                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         1773405                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         1677577                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         1694525                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         1689376                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         1734805                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         1729312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             485                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1              80                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1083                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             433                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             924                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             120                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             903                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7              88                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                5919607761000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            13880960                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               8136                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               1734028                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               1733995                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               1734005                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               1734025                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               1734047                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               1734058                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               1734083                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               1734093                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   291                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   261                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  251                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  232                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  209                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  198                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  172                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  162                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   59                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      1744965                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   254.505964                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   253.323253                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    15.803252                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         2894      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95         6073      0.35%      0.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127         1232      0.07%      0.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191         1231      0.07%      0.66% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223         6074      0.35%      1.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255         2773      0.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      1724688     98.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      1744965                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 81730.852941                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean 34853.279715                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 118406.398365                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-16383           25     14.71%     14.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16384-32767           44     25.88%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32768-49151           15      8.82%     49.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::49152-65535           30     17.65%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::65536-81919           10      5.88%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::81920-98303            8      4.71%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::98304-114687           10      5.88%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::114688-131071            4      2.35%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-147455            5      2.94%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::147456-163839            3      1.76%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::180224-196607            1      0.59%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::196608-212991            1      0.59%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::212992-229375            1      0.59%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::245760-262143            1      0.59%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-278527            2      1.18%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::278528-294911            1      0.59%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::294912-311295            1      0.59%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::344064-360447            1      0.59%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::360448-376831            1      0.59%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::475136-491519            1      0.59%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::491520-507903            1      0.59%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::540672-557055            1      0.59%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::589824-606207            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::638976-655359            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::737280-753663            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          170                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.211765                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.181716                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.094301                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.18%      1.18% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.59%      1.76% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            110     64.71%     66.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             57     33.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          170                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               406749017118                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          641915588418                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat              44397228800                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29317.07                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46267.07                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      75.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   75.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    29.46                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               12129845                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3440                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3409643.23                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 5267949791666                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  131510990602                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          1931466902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1            1857758112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          1811059084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          1859717059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1302973704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            1253249520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1221746208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            1254571032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         12650165299.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         12202616524.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         11871556070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3          12194916864                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6506542.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        7805859.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        7181291.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        8136391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      223648372045.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      223154789929.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      222819090500.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      223165586897.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      2325244519008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      2325677485776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      2325971958960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      2325668014752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        3288749647369.919922                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        3288119349591.359863                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        3287668235983.680176                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        3288116586864.959961                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.259238                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.244239                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.233505                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.244173                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst       200704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data     59374336                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       100352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data     57390336                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst       220416                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data     59185664                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst       189952                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data     50693120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst       120832                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data     48822272                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst       231680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data     55470592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst       182784                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data     64800512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst       232448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data     53227776                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total        450443776                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst       200704                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst       220416                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst       189952                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst       120832                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst       231680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst       182784                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst       232448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      1479168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       265472                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        265472                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst          784                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data       231931                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          392                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data       224181                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst          861                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data       231194                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst          742                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data       198020                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data       190712                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          905                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data       216682                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst          714                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data       253127                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst          908                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data       207921                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           1759546                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1037                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1037                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        33905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     10030124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        16952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      9694966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        37235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      9998252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        32089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      8563604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        20412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      8247561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        39138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      9370663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        30878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     10946770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        39268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      8991784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            76093600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        33905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        16952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        37235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        32089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        20412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        39138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        30878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        39268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         249876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         44846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              44846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         44846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        33905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     10030124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        16952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      9694966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        37235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      9998252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        32089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      8563604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        20412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      8247561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        39138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      9370663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        30878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     10946770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        39268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      8991784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           76138446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   1759546                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1037                       # Number of write requests accepted
system.mem_ctrls05.readBursts                14076368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   8296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM            450244768                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                199008                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                135072                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys             450443776                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             265472                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                 6219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                4075                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs         1143                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         1793131                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         1729264                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         1749719                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         1784899                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         1831456                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         1818793                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         1666989                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         1695898                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             170                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            1001                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             889                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             751                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             362                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             221                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             531                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                5919596710000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            14076368                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               8296                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               1758717                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               1758663                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               1758669                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               1758674                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               1758677                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               1758685                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               1758692                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               1758704                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   105                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    95                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   89                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   83                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   80                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   70                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   63                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   51                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  174                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  173                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                   63                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      1768793                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   254.625521                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   253.442987                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    15.404092                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         3775      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95         4908      0.28%      0.49% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127          824      0.05%      0.54% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           10      0.00%      0.54% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191          826      0.05%      0.58% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223         4908      0.28%      0.86% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255         3647      0.21%      1.07% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      1749895     98.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      1768793                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 80851.241379                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 38854.987630                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 92014.603420                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-16383           26     14.94%     14.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16384-32767           39     22.41%     37.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32768-49151           13      7.47%     44.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::49152-65535           27     15.52%     60.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-81919           18     10.34%     70.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::81920-98303            7      4.02%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::98304-114687            6      3.45%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::114688-131071            6      3.45%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-147455            6      3.45%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::147456-163839            2      1.15%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::163840-180223            5      2.87%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::180224-196607            2      1.15%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-212991            1      0.57%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::212992-229375            4      2.30%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::229376-245759            2      1.15%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-278527            2      1.15%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::294912-311295            1      0.57%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::327680-344063            3      1.72%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::360448-376831            1      0.57%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::409600-425983            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::491520-507903            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::540672-557055            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.258621                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.237991                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.929174                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.57%      0.57% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              1      0.57%      1.15% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              2      1.15%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            107     61.49%     63.79% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25             63     36.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               413741890544                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          652230916094                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat              45024476800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29405.65                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46355.65                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      76.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   76.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    28.59                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               12302057                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3520                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3362293.46                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 5266120989595                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  133339792673                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          1894857148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          1889889321.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2            1963900512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          1805474361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            1278276648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            1274925336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            1324853520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            1217978736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         12429757516.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         12397419340.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2          12886997760                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         11845303142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6569579.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        7898757.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        7061852.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        7915345.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      223402329912.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      223373022099.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      223889506560                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      222789360631.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      2325460345440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      2325486054048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      2325032997504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      2325998037792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        3288437780114.879883                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        3288394852772.159668                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        3289070961576.959961                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        3287629713878.400391                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.251817                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.250795                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.266884                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.232588                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst       138496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data     58731008                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst       261632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data     56696576                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst       130048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data     58446336                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst       113920                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data     50055168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst        91904                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data     48220928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst       121344                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data     54803200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst       124672                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data     63949824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst        91904                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data     52602368                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total        444579328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst       138496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst       261632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst       130048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst       113920                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst        91904                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst       121344                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst        91904                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total      1073920                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       592128                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        592128                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst          541                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data       229418                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst         1022                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data       221471                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst          508                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data       228306                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data       195528                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst          359                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data       188363                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst          474                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data       214075                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst          487                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data       249804                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst          359                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data       205478                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           1736638                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2313                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2313                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        23396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      9921447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        44198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      9577769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        21969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      9873357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        19245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      8455834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        15525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      8145976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        20499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      9257921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        21061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     10803063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        15525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      8886134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            75102917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        23396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        44198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        21969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        19245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        15525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        20499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        21061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        15525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         181418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        100028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             100028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        100028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        23396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      9921447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        44198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      9577769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        21969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      9873357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        19245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      8455834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        15525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      8145976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        20499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      9257921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        21061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     10803063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        15525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      8886134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           75202946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   1736638                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2313                       # Number of write requests accepted
system.mem_ctrls14.readBursts                13893104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  18504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM            444211328                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                368000                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                367680                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys             444579328                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             592128                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                11500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                7013                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         1736358                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         1717295                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         1725059                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         1836711                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         1698072                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         1720277                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         1721144                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         1726688                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             918                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            4180                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2318                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             168                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1014                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6              40                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2588                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                5919610671000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            13893104                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              18504                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               1735244                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               1734975                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               1734994                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               1734997                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               1735007                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               1735017                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               1735019                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               1735025                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   232                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   190                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  167                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  156                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  147                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  139                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  123                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  468                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  467                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  467                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  467                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  467                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  469                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  473                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  474                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  474                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  476                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  475                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  474                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  472                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  471                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  469                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  144                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      1744842                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   254.796141                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   253.793959                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    14.348725                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         2805      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95         4641      0.27%      0.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127          813      0.05%      0.47% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           25      0.00%      0.47% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191          793      0.05%      0.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223         4644      0.27%      0.79% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255         2329      0.13%      0.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      1728792     99.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      1744842                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          476                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 29203.657563                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean 23098.390523                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 14338.304142                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-2047           25      5.25%      5.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-4095            4      0.84%      6.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-6143            5      1.05%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-8191            3      0.63%      7.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-10239            3      0.63%      8.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10240-12287            3      0.63%      9.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12288-14335            6      1.26%     10.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::14336-16383            4      0.84%     11.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16384-18431            7      1.47%     12.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::18432-20479           16      3.36%     15.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::20480-22527           19      3.99%     19.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::22528-24575           29      6.09%     26.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24576-26623           84     17.65%     43.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::26624-28671           86     18.07%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::28672-30719           64     13.45%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::30720-32767           22      4.62%     79.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32768-34815            6      1.26%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::34816-36863            2      0.42%     81.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::38912-40959            1      0.21%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40960-43007            6      1.26%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::43008-45055            4      0.84%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::45056-47103            9      1.89%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::47104-49151            9      1.89%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::49152-51199           10      2.10%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::51200-53247           15      3.15%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::53248-55295           11      2.31%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::55296-57343           13      2.73%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::57344-59391            3      0.63%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::73728-75775            1      0.21%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::77824-79871            1      0.21%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::79872-81919            2      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::81920-83967            1      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::83968-86015            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96256-98303            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          476                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          476                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.138655                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.112253                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.047150                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              2      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              3      0.63%      1.05% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              4      0.84%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.42%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              2      0.42%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.21%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      0.42%      3.36% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            322     67.65%     71.01% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            138     28.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          476                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               406865424209                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          642158612009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat              44421132800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29309.68                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46259.68                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      75.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   75.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    29.39                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               12138685                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  9567                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3404127.36                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 5267807823001                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  131652959267                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0            1842740928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1            1923333552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2            1836314928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          1858454841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0            1243118880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            1297486920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            1238783880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            1253719536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         12094539724.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1          12605226816                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         12066183667.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         12208366310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6877301.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        17446855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        9585423.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        9548513.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      223040747923.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      223631815305.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      223015990570.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      223165715160.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      2325777522624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      2325259042464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      2325799239600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      2325667902240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        3287971191250.560059                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        3288699995782.080078                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        3287931741937.919922                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        3288129350471.040039                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.240714                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.258056                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.239775                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.244477                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker        62208                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst       152064                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data     59846144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker        63488                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       283648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data     57824512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker        17920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst       182016                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data     59543552                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker        15104                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst       160768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data     51042048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker        48640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst       105472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data     49300224                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker        60416                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst       187648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data     55865344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker        67584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst       179968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data     65228800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst       125952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data     53585664                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total        453949184                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       152064                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       283648                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst       182016                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst       105472                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst       187648                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst       179968                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total      1377536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       800256                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        800256                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker          243                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst          594                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data       233774                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker          248                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst         1108                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data       225877                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst          711                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data       232592                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker           59                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst          628                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data       199383                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker          190                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data       192579                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker          236                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          733                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data       218224                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker          264                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst          703                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data       254800                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst          492                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data       209319                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           1773239                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3126                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3126                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker        10509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        25688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     10109827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker        10725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        47917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      9768312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         3027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        30748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     10058710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         2552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        27159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      8622548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         8217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        17817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      8328301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker        10206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        31699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      9437349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker        11417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        30402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     11019120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        21277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      9052242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            76685770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        25688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        47917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        30748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        27159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        17817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        31699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        30402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        21277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         232708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        135187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             135187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        135187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker        10509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        25688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     10109827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker        10725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        47917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      9768312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         3027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        30748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     10058710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         2552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        27159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      8622548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         8217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        17817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      8328301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker        10206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        31699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      9437349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker        11417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        30402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     11019120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        21277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      9052242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           76820957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   1773239                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3126                       # Number of write requests accepted
system.mem_ctrls13.readBursts                14185912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  25008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM            453536768                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                412416                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                552960                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys             453949184                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             800256                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                12888                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                7728                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         1806524                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         1744457                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         1807968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         1762570                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         1749195                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         1698895                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         1791648                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         1811767                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             873                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2              80                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            6662                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1148                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1031                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6              64                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            7158                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                5919606456000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            14185912                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              25008                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               1771734                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               1771394                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               1771399                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               1771400                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               1771403                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               1771410                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               1771417                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               1771425                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   292                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   177                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  165                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  162                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  155                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  148                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  139                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  699                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  700                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  700                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  700                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  701                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  706                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  706                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  711                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  713                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  715                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  713                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  709                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  709                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  704                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      1782192                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   254.792821                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   253.694901                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    14.612934                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         4128      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95         3352      0.19%      0.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127          999      0.06%      0.48% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           29      0.00%      0.48% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191          998      0.06%      0.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223         3349      0.19%      0.72% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255         3421      0.19%      0.91% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      1765916     99.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      1782192                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          715                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 19848.102098                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean 15454.892722                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  9550.827838                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1023           14      1.96%      1.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-2047           31      4.34%      6.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-3071           11      1.54%      7.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-4095           11      1.54%      9.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-5119           16      2.24%     11.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5120-6143           16      2.24%     13.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-7167           11      1.54%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7168-8191            8      1.12%     16.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-9215            8      1.12%     17.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9216-10239           18      2.52%     20.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-11263           14      1.96%     22.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::11264-12287           11      1.54%     23.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-13311           16      2.24%     25.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::13312-14335           21      2.94%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::14336-15359           13      1.82%     30.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::15360-16383           17      2.38%     33.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-17407           10      1.40%     34.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::17408-18431           21      2.94%     37.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::18432-19455           17      2.38%     39.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::19456-20479           18      2.52%     42.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-21503           22      3.08%     45.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::21504-22527           26      3.64%     48.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::22528-23551           30      4.20%     53.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::23552-24575           38      5.31%     58.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-25599           48      6.71%     65.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::25600-26623           33      4.62%     69.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::26624-27647           49      6.85%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::27648-28671           60      8.39%     85.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-29695           41      5.73%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::29696-30719           35      4.90%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::30720-31743           11      1.54%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::31744-32767            9      1.26%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-33791            2      0.28%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::34816-35839            1      0.14%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::37888-38911            1      0.14%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::39936-40959            1      0.14%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::41984-43007            1      0.14%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::44032-45055            2      0.28%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::46080-47103            1      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48128-49151            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::50176-51199            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          715                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          715                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.167832                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.135304                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.150971                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              4      0.56%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              5      0.70%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              6      0.84%      2.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              2      0.28%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              4      0.56%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              5      0.70%      3.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            447     62.52%     66.15% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            242     33.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          715                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               419946676303                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          660179433103                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat              45353676800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29630.00                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46580.00                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      76.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   76.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.77                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    29.72                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               12393703                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 14409                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3332426.87                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 5264951455439                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  134509326829                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          1908777830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          1907368646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          1853236022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          1930453257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            1287667584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            1286716944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            1250198904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            1302289896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         12538522214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         12521207462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2          12147727488                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         12637416729.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        7445053.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        12209771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        19148866.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        27180748.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      223507496335.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      223506157939.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      223145763647.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      223725778519.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      2325368094192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      2325369268224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      2325685403568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      2325176618592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        3288583647078.720215                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        3288568572856.320312                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        3288067122364.799805                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        3288765381612.479980                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.255288                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.254929                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.242996                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.259612                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker        40448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst       125952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data     57666048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker        28416                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        55808                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data     55697664                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker        38400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst       168960                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data     57390336                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker        33536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst       164096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data     49287424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker        32000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst       157184                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data     47545600                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker        38144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst       172800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data     53908992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker        41984                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst       189696                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data     62903296                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker        34304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst       146176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data     52040448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total        437908480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst       168960                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst       164096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst       157184                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst       172800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst       189696                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst       146176                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      1180672                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      1193728                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       1193728                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker          158                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst          492                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data       225258                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          111                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          218                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data       217569                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker          150                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data       224181                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst          641                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data       192529                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker          125                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst          614                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data       185725                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker          149                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          675                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data       210582                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker          164                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst          741                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data       245716                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker          134                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst          571                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data       203283                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           1710580                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         4663                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             4663                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         6833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        21277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      9741543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         9428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      9409023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         6487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        28542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      9694966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         5665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        27721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      8326139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         5406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        26553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      8031892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         6444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        29191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      9106862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         7092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.itb.walker           86                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        32045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     10626272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.itb.walker           43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        24694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      8791208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            73976009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        21277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         9428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        28542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        27721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        26553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        29191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        32045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        24694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         199451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        201657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             201657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        201657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         6833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        21277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      9741543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         9428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      9409023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         6487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        28542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      9694966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         5665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        27721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      8326139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         5406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        26553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      8031892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         6444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        29191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      9106862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         7092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.itb.walker           86                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        32045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     10626272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.itb.walker           43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        24694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      8791208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           74177666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   1710580                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     4663                       # Number of write requests accepted
system.mem_ctrls00.readBursts                13684640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  37304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM            437569536                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                338944                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1021600                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys             437908480                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            1193728                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                10592                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                5371                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          353                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         1744641                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         1705336                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         1648654                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         1682498                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         1778286                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         1726177                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         1717900                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         1670556                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            4332                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            1255                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            6139                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            7836                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            4552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             112                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            7579                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             120                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                5919607501000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            13684640                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              37304                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               1708447                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               1708133                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               1708155                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               1708221                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               1708269                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               1708295                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               1708361                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               1708402                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  1121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   993                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  967                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  914                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  868                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  842                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  781                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  745                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   99                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   82                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   81                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   65                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   57                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   52                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   47                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   40                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 1305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 1305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 1305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1313                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1317                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1318                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1319                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1323                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 1326                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 1324                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 1317                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 1309                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 1306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 1305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      1722670                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   254.599625                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   253.373098                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    15.644193                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         3790      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95         5258      0.31%      0.53% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127          437      0.03%      0.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           69      0.00%      0.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191          437      0.03%      0.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223         5264      0.31%      0.89% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         3009      0.17%      1.06% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      1704406     98.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      1722670                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         1327                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 10316.962321                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  6163.147043                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  8226.118166                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-511           34      2.56%      2.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-1023           62      4.67%      7.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1535          105      7.91%     15.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-2047          115      8.67%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2559           76      5.73%     29.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-3071           42      3.17%     32.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-3583           13      0.98%     33.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3584-4095           22      1.66%     35.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-4607           19      1.43%     36.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4608-5119           27      2.03%     38.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5120-5631           17      1.28%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5632-6143           19      1.43%     41.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-6655           26      1.96%     43.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6656-7167           16      1.21%     44.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7168-7679           25      1.88%     46.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7680-8191           24      1.81%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-8703           19      1.43%     49.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8704-9215           15      1.13%     50.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9216-9727           11      0.83%     51.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9728-10239           22      1.66%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-10751           24      1.81%     55.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10752-11263           24      1.81%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11264-11775           22      1.66%     58.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11776-12287           23      1.73%     60.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-12799           17      1.28%     61.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12800-13311           20      1.51%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13312-13823           12      0.90%     64.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13824-14335           19      1.43%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14336-14847           28      2.11%     67.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14848-15359           19      1.43%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15360-15871           13      0.98%     70.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15872-16383           30      2.26%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-16895           24      1.81%     74.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16896-17407           18      1.36%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17408-17919           27      2.03%     77.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17920-18431           21      1.58%     79.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-18943           11      0.83%     79.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18944-19455           16      1.21%     81.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19456-19967           14      1.06%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19968-20479           10      0.75%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-20991           18      1.36%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20992-21503           30      2.26%     86.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::21504-22015           20      1.51%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22016-22527           31      2.34%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-23039           23      1.73%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23040-23551           18      1.36%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23552-24063           15      1.13%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24064-24575            5      0.38%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-25087           11      0.83%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::25088-25599           10      0.75%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::25600-26111            9      0.68%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26112-26623           15      1.13%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-27135            8      0.60%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27136-27647            3      0.23%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27648-28159            7      0.53%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::28672-29183            2      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::29184-29695            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1327                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         1327                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.058026                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.032275                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.025516                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              9      0.68%      0.68% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.08%      0.75% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.08%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              6      0.45%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             11      0.83%      2.11% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             13      0.98%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              3      0.23%      3.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.08%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1000     75.36%     78.75% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            282     21.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1327                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               403035302220                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          634810415820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat              43756953600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29474.47                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46424.47                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      73.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   73.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               11956700                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 26603                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3451177.18                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 5269356600825                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  130104181443                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          1854110563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          1814713286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          1886636707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          1816585747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            1250788872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            1224211344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            1272731112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            1225474512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         12159719769.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         11850365529.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         12362225241.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         11861445772.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        20983587.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        46311782.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        23359933.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        28089400.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      223164659721.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      222920589260.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      223402434209.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      222934367427.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      2325668828064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      2325882924960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      2325460253952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      2325870838848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        3288084734447.040039                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        3287704760031.360352                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        3288373285024.320312                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        3287702445576.959961                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.243416                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.234374                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.250282                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.234319                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker        20736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst       120320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data     58205440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker        92928                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data     56180992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker        76288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        82688                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data     57890048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       124160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data     49618432                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker        76288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst        40448                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data     47850240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker        74240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        92416                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data     54323200                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker        37888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst        89856                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data     63359744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker       138752                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst        61184                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data     52188160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total        440847360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst       120320                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        82688                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst        40448                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst        89856                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst        61184                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total       589824                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       528384                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        528384                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker           81                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst          470                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data       227365                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker          363                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          136                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data       219457                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker          298                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst          323                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data       226133                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker          485                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data       193822                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker          298                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst          158                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data       186915                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker          290                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data       212200                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst          351                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data       247499                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker          542                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst          239                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data       203860                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           1722060                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2064                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2064                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        20326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      9832662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        15698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         5881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      9490672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        12887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        13969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      9779383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        20974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        11503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      8382056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        12887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         6833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      8083355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        12541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        15612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      9176834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         6400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        15179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     10703380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        23439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        10336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      8816161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            74472475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        20326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         5881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        13969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        11503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         6833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        15612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        15179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        10336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          99639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         89260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              89260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         89260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        20326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      9832662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        15698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         5881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      9490672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        12887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        13969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      9779383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        20974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        11503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      8382056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        12887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         6833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      8083355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        12541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        15612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      9176834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         6400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        15179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     10703380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        23439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        10336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      8816161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           74561735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   1722060                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2064                       # Number of write requests accepted
system.mem_ctrls12.readBursts                13776480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  16512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM            440407488                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                439872                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                163072                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys             440847360                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             528384                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                13746                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts               11416                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         8745                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         1771133                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         1687651                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         1774418                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         1744377                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         1685421                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         1692016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         1720361                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         1687357                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2              48                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            1044                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             599                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1458                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1251                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                5919601325000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            13776480                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              16512                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               1720260                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               1720207                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               1720213                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               1720222                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               1720231                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               1720225                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               1720226                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               1720228                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   162                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   127                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  121                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  112                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  102                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   99                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   98                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   95                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   42                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      1729679                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   254.712325                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   253.672791                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    14.713752                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         2866      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95         4409      0.25%      0.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127         1432      0.08%      0.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           12      0.00%      0.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191         1440      0.08%      0.59% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223         4411      0.26%      0.84% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         2736      0.16%      1.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      1712373     99.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      1729679                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 65262.165877                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 31640.150381                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 61851.336655                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-8191           30     14.22%     14.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8192-16383           14      6.64%     20.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16384-24575           16      7.58%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24576-32767           23     10.90%     39.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32768-40959            8      3.79%     43.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40960-49151           12      5.69%     48.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::49152-57343           18      8.53%     57.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::57344-65535            6      2.84%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-73727            8      3.79%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::73728-81919           13      6.16%     70.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::81920-90111            7      3.32%     73.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::90112-98303            4      1.90%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::98304-106495           11      5.21%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::106496-114687           11      5.21%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::114688-122879            3      1.42%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::122880-131071            2      0.95%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-139263            2      0.95%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::139264-147455            2      0.95%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::147456-155647            3      1.42%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::155648-163839            2      0.95%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::163840-172031            1      0.47%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::172032-180223            1      0.47%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::180224-188415            2      0.95%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::188416-196607            2      0.95%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-204799            2      0.95%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::212992-221183            1      0.47%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::221184-229375            2      0.95%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::229376-237567            1      0.47%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::286720-294911            2      0.95%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::303104-311295            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::311296-319487            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          211                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.151659                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.144075                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.590185                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      0.95%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.47%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            166     78.67%     80.09% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             42     19.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          211                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               403507734459                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          636786075759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat              44040748800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29318.86                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46268.86                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      74.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   74.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    27.77                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               12033904                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4247                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3433396.51                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 5269049775322                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  130410784078                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          1848491366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          1891733356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          1816454505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          1838772230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            1246998144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            1276169328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            1225385976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            1240441584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         12144229094.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1          12426016512                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         11921843980.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         12059722521.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6400373.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        6823388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        7073049.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        8833121.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      223085850609.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      223389235690.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      222861483999.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      223021346837.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      2325737958864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      2325471831600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      2325934771680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      2325794541120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        3288035572320.959961                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        3288427453744.319824                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        3287732657060.159668                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        3287929301283.839844                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.242246                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.251571                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.235037                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.239717                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst       215808                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data     58797568                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       128000                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data     56811264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst       233984                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data     58619648                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst       209152                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data     50226944                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst       186112                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data     48597248                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst       240384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data     54928384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst       203264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data     64114432                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst       199168                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data     52721408                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total        446432768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst       215808                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       128000                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst       233984                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst       209152                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst       186112                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst       240384                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst       203264                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst       199168                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      1615872                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       425216                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        425216                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst          843                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data       229678                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst          500                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data       221919                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst          914                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data       228983                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst          817                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data       196199                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst          727                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data       189833                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          939                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data       214564                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst          794                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data       250447                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst          778                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data       205943                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           1743878                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1661                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1661                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        36457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      9932691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        21623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      9597144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        39527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      9902634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        35332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      8484852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        31440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      8209547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        40608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      9279068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        34337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     10830870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        33646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      8906243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            75416019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        36457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        21623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        39527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        35332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        31440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        40608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        34337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        33646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         272970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks         71832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total              71832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks         71832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        36457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      9932691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        21623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      9597144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        39527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      9902634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        35332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      8484852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        31440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      8209547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        40608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      9279068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        34337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     10830870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        33646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      8906243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           75487851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   1743878                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1661                       # Number of write requests accepted
system.mem_ctrls03.readBursts                13951024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  13288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM            446097664                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                335104                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                233472                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys             446432768                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             425216                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                10472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                6000                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         1080                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         1769241                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         1755512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         1797518                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         1706944                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         1755306                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         1620376                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         1767807                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         1767848                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             521                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             120                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            1955                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             183                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             378                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             120                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            3859                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             160                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                5919617178000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            13951024                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              13288                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               1742398                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               1742264                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               1742271                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               1742288                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               1742310                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               1742332                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               1742354                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               1742379                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   309                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   284                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  274                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  257                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  237                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  216                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  196                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  169                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  288                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  288                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  288                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  289                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  289                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  289                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  290                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  303                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  306                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  307                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  306                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  306                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  306                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  305                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  294                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                   71                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      1750602                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   254.958658                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   253.985366                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    13.646840                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         3670      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95         3095      0.18%      0.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127          380      0.02%      0.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           23      0.00%      0.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191          370      0.02%      0.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223         3092      0.18%      0.61% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255         3422      0.20%      0.80% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      1736550     99.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      1750602                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          307                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 45472.338762                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean 28693.029931                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 30987.684823                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-4095           30      9.77%      9.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4096-8191            5      1.63%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8192-12287            7      2.28%     13.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::12288-16383            4      1.30%     14.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16384-20479            6      1.95%     16.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::20480-24575           13      4.23%     21.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24576-28671           35     11.40%     32.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::28672-32767           28      9.12%     41.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32768-36863            8      2.61%     44.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::36864-40959            4      1.30%     45.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40960-45055            7      2.28%     47.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::45056-49151           24      7.82%     55.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::49152-53247           31     10.10%     65.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::53248-57343           24      7.82%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::57344-61439           15      4.89%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::61440-65535            6      1.95%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-69631            5      1.63%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::69632-73727            6      1.95%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::73728-77823           10      3.26%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::77824-81919            7      2.28%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::81920-86015            8      2.61%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::86016-90111            4      1.30%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::98304-102399            2      0.65%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::102400-106495            7      2.28%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::106496-110591            3      0.98%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::110592-114687            2      0.65%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::118784-122879            1      0.33%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-135167            1      0.33%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::143360-147455            2      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::147456-151551            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::229376-233471            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          307                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          307                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.765472                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.692760                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.698821                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              4      1.30%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              5      1.63%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              8      2.61%      5.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.33%      5.86% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.33%      6.19% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.33%      6.51% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23             10      3.26%      9.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            214     69.71%     79.48% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25             63     20.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          307                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               407975286668                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          644267643068                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat              44609766400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29265.36                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46215.36                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      75.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   75.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.60                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               12191189                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  6057                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3391283.25                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 5267402092567                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  132058765201                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0            1892954448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          1860540796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          1803398083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3            1901926656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            1276993080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1            1255126728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1216578072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1283045760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0          12435191808                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         12223513036.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2          11843170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         12479689996.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6689433.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        9249085.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        6437283.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11377843.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      223395605317.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      223174353479.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      222771228612.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      223480601182.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      2325466244208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      2325660324768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      2326013943072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      2325391686432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        3288439322163.839844                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        3288148751762.879883                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        3287620399552.319824                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        3288513971738.879883                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.251853                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.244939                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.232366                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.253630                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst       213504                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data     59649536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst       152320                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data     57694976                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst       210432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data     59510528                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst       178432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data     51055104                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst       176640                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data     49045248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst       208640                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data     55741440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst       214784                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data     65107456                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst       197376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data     53569536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total        452925952                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst       213504                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst       152320                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst       210432                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst       178432                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst       176640                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst       208640                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst       214784                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst       197376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total      1552128                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       438528                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        438528                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst          834                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data       233006                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          595                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data       225371                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst          822                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data       232463                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst          697                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data       199434                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst          690                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data       191583                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          815                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data       217740                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst          839                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data       254326                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst          771                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data       209256                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           1769242                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1713                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1713                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        36067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     10076614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        25731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      9746429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        35548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     10053131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        30143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      8624754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        29840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      8285228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        35246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      9416418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        36284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     10998622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        33343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      9049518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            76512915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        36067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        25731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        35548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        30143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        29840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        35246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        36284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        33343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         262201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         74081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              74081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         74081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        36067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     10076614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        25731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      9746429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        35548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     10053131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        30143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      8624754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        29840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      8285228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        35246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      9416418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        36284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     10998622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        33343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      9049518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           76586995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   1769242                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1713                       # Number of write requests accepted
system.mem_ctrls04.readBursts                14153936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  13704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM            452407744                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                518208                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                333824                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys             452925952                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             438528                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                16194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                3271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         9933                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         1833148                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         1769181                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         1791694                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         1679788                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         1806066                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         1787104                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         1751285                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         1719476                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1673                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            1146                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2916                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1684                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1747                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             284                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             854                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                5919589033000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            14153936                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              13704                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               1767433                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               1767124                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               1767128                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               1767131                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               1767130                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               1767132                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               1767138                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               1767136                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    61                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    56                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   51                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   48                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   47                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   44                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   38                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   37                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  416                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  416                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  416                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  417                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  417                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  418                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  420                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  420                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  432                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  435                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  435                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  435                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  434                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  433                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  433                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                  132                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      1776041                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   254.916169                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   253.943793                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    13.809915                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63         3449      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95         3425      0.19%      0.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127          695      0.04%      0.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           12      0.00%      0.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191          693      0.04%      0.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223         3425      0.19%      0.66% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255         3009      0.17%      0.83% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      1761333     99.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      1776041                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          436                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 32423.963303                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 23869.122212                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 20494.933632                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-2047           19      4.36%      4.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-4095            5      1.15%      5.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4096-6143           14      3.21%      8.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6144-8191           11      2.52%     11.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8192-10239            6      1.38%     12.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::10240-12287            4      0.92%     13.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::12288-14335           15      3.44%     16.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::14336-16383           12      2.75%     19.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16384-18431           12      2.75%     22.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::18432-20479           12      2.75%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::20480-22527           14      3.21%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::22528-24575           28      6.42%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24576-26623           35      8.03%     42.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::26624-28671           40      9.17%     52.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::28672-30719           36      8.26%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::30720-32767           22      5.05%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32768-34815            9      2.06%     67.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::34816-36863           11      2.52%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::36864-38911            4      0.92%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::38912-40959            3      0.69%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40960-43007           11      2.52%     74.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::43008-45055            5      1.15%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::45056-47103            5      1.15%     76.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::47104-49151           13      2.98%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::49152-51199           11      2.52%     81.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::51200-53247           10      2.29%     84.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::53248-55295            8      1.83%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::55296-57343           14      3.21%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::57344-59391            7      1.61%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::59392-61439            6      1.38%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::61440-63487            1      0.23%     92.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::63488-65535            1      0.23%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::65536-67583            2      0.46%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::67584-69631            2      0.46%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::69632-71679            1      0.23%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::71680-73727            2      0.46%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::73728-75775            4      0.92%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::75776-77823            4      0.92%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::77824-79871            2      0.46%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::79872-81919            2      0.46%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::81920-83967            2      0.46%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::83968-86015            2      0.46%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::86016-88063            4      0.92%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88064-90111            2      0.46%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::94208-96255            1      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::110592-112639            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112640-114687            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          436                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          436                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.926606                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.849618                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.723170                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             16      3.67%      3.67% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      0.46%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      0.46%      4.59% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      0.46%      5.05% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.23%      5.28% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            287     65.83%     71.10% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25            126     28.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          436                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               412946569901                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          652581296801                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat              45240774400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29208.81                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46158.81                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      76.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   76.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.47                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               12363428                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  8705                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3342597.09                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 5265462328171                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  520140765600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  133998454097                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          1926630316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1            1873782288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2            1927972368                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          1858691923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            1299710928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            1264059480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            1300616280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3            1253879472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         12647013350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         12287440089.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2          12662589888                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         12198840076.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11378672.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        15770142.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        7353815.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        10211235.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      723965643868.799927                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      223643084342.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      223280408718.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      223644816339.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      223171201333.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      2325249157344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      2325567293856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      2325247638048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      2325663089808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        3288742618823.040039                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        3288254398443.839844                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        3288756630607.679688                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        3288121557718.080078                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.259071                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.247453                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.259404                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.244292                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq            27919957                       # Transaction distribution
system.membus.trans_dist::ReadResp           27919957                       # Transaction distribution
system.membus.trans_dist::WriteReq               4759                       # Transaction distribution
system.membus.trans_dist::WriteResp              4759                       # Transaction distribution
system.membus.trans_dist::Writeback             39209                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42566                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3080                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           30175                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9894                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9350                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        31266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     55952440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     55983706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55983706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        62532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave   7157156097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   7157218629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7157218629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  13959979498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 460510728499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      4759000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      2379500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    646948500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     21286493                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq      1540499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     15087500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      4980432                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    154275000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         5424                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        24819                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1844                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          174                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          492                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           22                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         2154                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          495                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         1295                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       131998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    201595446                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp      1327479                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        29000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     16828000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        41999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     11745500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          8277                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        28442                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              202997                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          231496425                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            16015                       # Total snoops (count)
system.membus.snoop_fanout::samples          28003831                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                28003831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            28003831                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy            10195999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               15633                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         14621253499                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded            27987817                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       460682470499                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded           27964241                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq           27909082                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp          27909082                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            39209                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq           28084                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          2091                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp          30175                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             9350                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            9350                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port       856953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port       865455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port       879945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port       875056                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port       889616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port       880363                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port       871549                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port       878306                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       873763                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       864902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       870803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port       874243                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port       867551                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port       887190                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port       869901                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port       878603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     13984199                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port       856503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port       870309                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port       881651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port       871173                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port       891050                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port       879125                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port       870782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port       878125                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       872995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       864719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       871100                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port       875254                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port       867398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port       887606                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port       869240                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port       877116                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     13984146                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port       856976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port       868603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port       882350                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port       871592                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port       889191                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port       882324                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port       873258                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port       875853                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       871376                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       868129                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       872253                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port       875619                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port       864150                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port       887185                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port       867582                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port       877548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     13983990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port       856097                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port       869102                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port       884209                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port       873756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port       890206                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port       880603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port       871265                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port       876346                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       871219                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       866365                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       870135                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port       875693                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port       864575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port       887651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port       868892                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port       877975                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     13984090                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              55936425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    109814016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    110739200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    112613120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    111987456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    113289472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    112644352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    111688704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    112374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    111803392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    110741760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    111485952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    111960320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    110552320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    113660160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    111420672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    112502528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   1789277696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    109758208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    111357952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    112831744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    111500288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    113463296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    112488448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    111581184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    112341248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    111716864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    110722048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    111528192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    112091136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    110534656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    113709824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    111338752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    112310528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   1789274368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    109824256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    111148800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    112923648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    111546624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    113234688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    112899840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    111902720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    112071424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    111509248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    111162624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    111682304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    112135424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    110122752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    113659136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    111123968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    112362752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   1789310208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    109705728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    111205120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    113164288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    111823616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    113377024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    112676608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    111643392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    112120064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    111491072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    110934272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    111408896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    112148736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    110166016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    113720320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    111288064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    112420608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   1789293825                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total             7157156097                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq  39070841200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 275124772323                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    368564600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq     39105600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      2925800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp     42488317                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     12672400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     88974719                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq         4684                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp          170                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          530                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           98                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         1044                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq      4093600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       804457                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       561000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         3600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       351900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       524600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        82276                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         6262                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         284                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            5182800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           1238633                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy         2438935200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            1715596                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy         2440266200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            1737243                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy         2484711600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            1764940                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy         2458404600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            1746619                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy         2506938800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            1780888                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy         2474709600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            1761726                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy         2493996800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            1746538                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy         2483162200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            1755887                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy         2459897400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            1745683                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         2449664800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            1733490                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        2460895800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           1743411                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy        2466926600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           1751345                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy        2442512600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           1732869                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy        2511613400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           1776379                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy        2452875200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           1738964                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy        2468598800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           1756238                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy       68814737076                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           6987245                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy       68813868838                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           6987192                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy       68813829952                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           6987036                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy       68813800993                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           6987135                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       6                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            6                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide     0.750000                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.750000                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq     27909082                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp     27909082                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        39209                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq        28084                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         2091                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp        30175                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         9350                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         9350                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     13984199                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     13984146                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     13983990                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     13984090                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     55936425                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   1789277696                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   1789274368                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   1789310208                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   1789293825                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total   7157156097                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  22327265600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 111636328000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    156836000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     22467200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      1672800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp     24140000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      7480000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     37400000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         7419                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          517                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          458                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     22523600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      1102700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      1202200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  8394                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     24828500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   5628632000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      6996954                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   5628801600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      6996954                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   5629304000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      6996954                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   5628984900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      6996955                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 111697868800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded     27948608                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          108755274                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         108755238                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           36                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4759                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4759                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            54857                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42679                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          45918                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        71806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      9858039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side     18869362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9532728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side     18205666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        71444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9803615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side     18770755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8424388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side     16101900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        69680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      8108935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side     15499328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        71210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      9189037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side     17589474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        72936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side     10721540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side     20533046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        71646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      8839118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side     16906208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             217544941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9191168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1258391716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side     37738724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12015360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1215056300                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side     36411332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1251588008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side     37541504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      8849408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1075300768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side     32203800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      8919040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side   1034870716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side     30998656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9114880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side   1172899840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side     35178948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      9335808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side   1369037080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side          124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side     41066092                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      9170688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side   1128767961                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side     33812408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9866605185                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  54378148465                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 1285525636024                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      4759998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      2427212                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1782876854                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     21426815                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq      1620498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     15327200                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       813000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     13431885                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    410160908                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       123215                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         9983                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         3257                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         3138                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         2103                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           82                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          332                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         1174                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         3329                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            8                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    713212931                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    130115018                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq    307635580                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    226819489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      9247787                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1620499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      5174493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      1447000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     21458166                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        39500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       136930                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       10323                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1281441452                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         135329011                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          175650                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        108872090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             108872090    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108872090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56203369015                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          108887724                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        1173091678                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             35903                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      160218514091                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           4937339                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy        9434860125                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded           9434681                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        1527087740                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             46935                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      154571055310                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           4772453                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy        9103014126                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded           9102833                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       1167657602                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            35722                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     159376457240                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.7                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          4910023                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy       9385566611                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded          9385379                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       1130539504                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            34568                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     136959502872                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          4219788                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy       8051085711                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded          8050950                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy       1139939356                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            34840                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     131851224888                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          4062327                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy       7749796723                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded          7749664                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy       1164017098                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            35605                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     149407012262                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            2.5                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          4602985                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy       8794909634                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded          8794737                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy       1191864736                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded            36468                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy     174270901429                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          5368789                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            31000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               31                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy      10266741042                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded         10266523                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy       1170681897                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            35823                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy     143637561318                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          4425389                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy       8453246708                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded          8453106                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples       591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0       591959    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total       591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples       591959                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0       591959    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total       591959                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0       591959    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total       591959                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0       591959    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples       591959                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0           591959    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total       591959                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples       591959                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0          591959    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total       591959                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                  27934679                       # number of replacements
system.l2.tags.tagsinuse                  8191.643917                       # Cycle average of tags in use
system.l2.tags.total_refs                     9412834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27934679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.336959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       31.841965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.473099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     2.782469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1076.629108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.438505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     3.909471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1040.936174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.488424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     2.738788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1071.290536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.432137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     2.095192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   917.007424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.396881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     1.844971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   885.016864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.429333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     2.693928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1005.687521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.517701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.001208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     2.393988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  1172.985955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.440064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.itb.walker     0.000594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     2.487952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   965.683664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.131424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.127067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.130773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.111939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.108034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.122765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.143187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.117881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 897524389                       # Number of tag accesses
system.l2.tags.data_accesses                897524389                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker      9432743                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        12688                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data      1225774                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker      9100960                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        28356                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data      1180678                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker      9383426                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        11915                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data      1216390                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker      8049283                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        12156                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data      1049082                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker      7748078                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        12452                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data      1007541                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker      8792927                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        11585                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data      1135794                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker     10264350                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst        14012                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data      1326897                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker      8451351                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        13569                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data      1097360                       # number of ReadReq hits
system.l2.ReadReq_hits::total                80579396                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54857                       # number of Writeback hits
system.l2.Writeback_hits::total                 54857                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          301                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          504                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          241                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data          246                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data          227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2278                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data          136                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                159                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1103                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker      9432743                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         12688                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data       1225922                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker      9100960                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         28356                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data       1180799                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker      9383426                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         11915                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data       1216514                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker      8049283                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         12156                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data       1049230                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker      7748078                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         12452                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data       1007704                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker      8792927                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         11585                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data       1135909                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker     10264350                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst         14012                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data       1327034                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker      8451351                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         13569                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data       1097507                       # number of demand (read+write) hits
system.l2.demand_hits::total                 80580499                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker      9432743                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        12688                       # number of overall hits
system.l2.overall_hits::system.cpu0.data      1225922                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker      9100960                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        28356                       # number of overall hits
system.l2.overall_hits::system.cpu1.data      1180799                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker      9383426                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        11915                       # number of overall hits
system.l2.overall_hits::system.cpu2.data      1216514                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker      8049283                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        12156                       # number of overall hits
system.l2.overall_hits::system.cpu3.data      1049230                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker      7748078                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        12452                       # number of overall hits
system.l2.overall_hits::system.cpu4.data      1007704                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker      8792927                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        11585                       # number of overall hits
system.l2.overall_hits::system.cpu5.data      1135909                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker     10264350                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst        14012                       # number of overall hits
system.l2.overall_hits::system.cpu6.data      1327034                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker      8451351                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        13569                       # number of overall hits
system.l2.overall_hits::system.cpu7.data      1097507                       # number of overall hits
system.l2.overall_hits::total                80580499                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker         1938                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        23215                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data      3681568                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         1873                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        18579                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data      3556521                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker         1950                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst        23807                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data      3664711                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker         1667                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst        22412                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data      3142183                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker         1586                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst        22388                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data      3026529                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker         1810                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst        24020                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data      3438547                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker         2173                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst        22456                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data      4012468                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker         1751                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst        22254                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data      3302707                       # number of ReadReq misses
system.l2.ReadReq_misses::total              28019121                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         2659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        10787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         2160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data         1849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data         1845                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data         2004                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data         2505                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data         2110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              25919                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          665                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          183                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data          177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data          203                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data          234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data          195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2091                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         1467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         1469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         1475                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         1183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         1316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         1538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         1387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11516                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker         1938                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        23215                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data      3683035                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         1873                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        18579                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data      3557990                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker         1950                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst        23807                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data      3666186                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker         1667                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst        22412                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data      3143366                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker         1586                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst        22388                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data      3028210                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker         1810                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst        24020                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data      3439863                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker         2173                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst        22456                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data      4014006                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker         1751                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst        22254                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data      3304094                       # number of demand (read+write) misses
system.l2.demand_misses::total               28030637                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker         1938                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        23215                       # number of overall misses
system.l2.overall_misses::system.cpu0.data      3683035                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         1873                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        18579                       # number of overall misses
system.l2.overall_misses::system.cpu1.data      3557990                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker         1950                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst        23807                       # number of overall misses
system.l2.overall_misses::system.cpu2.data      3666186                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker         1667                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst        22412                       # number of overall misses
system.l2.overall_misses::system.cpu3.data      3143366                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker         1586                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst        22388                       # number of overall misses
system.l2.overall_misses::system.cpu4.data      3028210                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker         1810                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst        24020                       # number of overall misses
system.l2.overall_misses::system.cpu5.data      3439863                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker         2173                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst        22456                       # number of overall misses
system.l2.overall_misses::system.cpu6.data      4014006                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker         1751                       # number of overall misses
system.l2.overall_misses::system.cpu7.itb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst        22254                       # number of overall misses
system.l2.overall_misses::system.cpu7.data      3304094                       # number of overall misses
system.l2.overall_misses::total              28030637                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker    248907498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   2891130500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 475922994440                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker    239827500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   2406257000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 459710619951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker    250780000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst   3014111500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data 473733000942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker    216506000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst   2784570000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data 406204086440                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker    204933499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst   2750330000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data 391241332960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker    234300000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst   3045973000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data 444503426952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker    279617000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       785000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst   2821552000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data 518705132438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker    223792500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.itb.walker       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst   2751913000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data 426954998440                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    3621341127560                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     35127500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     23881000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     26075500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     22177500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     20957000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     23765000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data     26344500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     20947500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    199275500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       739500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       327000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       277500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       484500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       337000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       291500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3060000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    138489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    136554997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    136646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    108132999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    170235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    124149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    139584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    132860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1086652496                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker    248907498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   2891130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 476061483440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker    239827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   2406257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 459847174948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker    250780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst   3014111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data 473869647442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker    216506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst   2784570000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data 406312219439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker    204933499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst   2750330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data 391411568460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker    234300000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst   3045973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data 444627575952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker    279617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst   2821552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data 518844716938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker    223792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.itb.walker       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst   2751913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data 427087858440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3622427780056                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker    248907498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   2891130500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 476061483440                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker    239827500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   2406257000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 459847174948                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker    250780000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst   3014111500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data 473869647442                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker    216506000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst   2784570000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data 406312219439                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker    204933499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst   2750330000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data 391411568460                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker    234300000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst   3045973000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data 444627575952                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker    279617000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       785000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst   2821552000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data 518844716938                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker    223792500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.itb.walker       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst   2751913000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data 427087858440                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3622427780056                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker      9434681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        35903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data      4907342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker      9102833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        46935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data      4737199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker      9385376                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        35722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data      4881101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker      8050950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        34568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data      4191265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker      7749664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        34840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data      4034070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker      8794737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        35605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data      4574341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker     10266523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst        36468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data      5339365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker      8453102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        35823                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data      4400067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           108598517                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54857                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54857                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         2960                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        11291                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         2427                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data         2090                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data         2092                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data         2249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data         2751                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data         2337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            28197                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data          801                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          218                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data          240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         1615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         1599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         1431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         1675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data         1534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12619                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker      9434681                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        35903                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data      4908957                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker      9102833                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        46935                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data      4738789                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker      9385376                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        35722                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data      4882700                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker      8050950                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        34568                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data      4192596                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker      7749664                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        34840                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data      4035914                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker      8794737                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        35605                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data      4575772                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker     10266523                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst        36468                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data      5341040                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker      8453102                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        35823                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data      4401601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            108611136                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker      9434681                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        35903                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data      4908957                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker      9102833                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        46935                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data      4738789                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker      9385376                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        35722                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data      4882700                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker      8050950                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        34568                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data      4192596                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker      7749664                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        34840                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data      4035914                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker      8794737                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        35605                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data      4575772                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker     10266523                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst        36468                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data      5341040                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker      8453102                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        35823                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data      4401601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           108611136                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.646603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.750216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.395845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.750765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.666452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.750796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.648345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.749698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.642595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.750242                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.674624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.751703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.193548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.615773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.751488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.621221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.750604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.258006                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.898311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.955363                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.889988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.884689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.881931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.891063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.910578                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.902867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919211                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.830212                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.995413                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.978610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.988827                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.975000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.984848                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.929333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.908359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.923899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.922452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.888805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.911605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.919637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.918209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.904172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912592                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000205                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.646603                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.750268                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000206                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.395845                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.750823                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000208                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.666452                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.750852                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000207                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.648345                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.749742                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000205                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.642595                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.750316                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000206                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.674624                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.751756                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000212                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.193548                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.615773                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.751540                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000207                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.itb.walker     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.621221                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.750657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258083                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000205                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.646603                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.750268                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000206                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.395845                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.750823                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000208                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.666452                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.750852                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000207                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.648345                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.749742                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000205                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.642595                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.750316                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000206                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.674624                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.751756                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000212                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.193548                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.615773                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.751540                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000207                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.itb.walker     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.621221                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.750657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 128435.241486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124537.174241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129271.819627                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128044.580886                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 129514.882394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129258.514135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 128605.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 126606.103247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129268.856655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 129877.624475                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124244.601107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129274.484153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 129214.059899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 122848.400929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129270.637407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 129447.513812                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 126809.866778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129270.714331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 128677.864703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker 130833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 125648.022800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129273.338115                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 127808.395203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 123659.252269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129274.258492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129245.350972                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 13210.793531                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  2213.868545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 12071.990741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 11994.321255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 11358.807588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 11858.782435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data 10516.766467                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  9927.725118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7688.394614                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  2177.419355                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1112.030075                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1506.912442                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1516.393443                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   737.288136                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data  2386.699507                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data  1440.170940                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data  1494.871795                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1463.414634                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 94402.862986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 92957.792376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 92641.694915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 91405.747253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 101270.374777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 94338.145897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 90757.152146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 95789.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94360.237582                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 128435.241486                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124537.174241                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129257.930875                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128044.580886                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 129514.882394                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129243.526527                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 128605.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 126606.103247                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 129254.120615                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 129877.624475                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124244.601107                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129260.232324                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 129214.059899                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 122848.400929                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129255.094085                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 129447.513812                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 126809.866778                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129257.350061                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 128677.864703                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker 130833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 125648.022800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 129258.580316                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 127808.395203                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 123659.252269                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129260.202173                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129231.018905                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 128435.241486                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124537.174241                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129257.930875                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128044.580886                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 129514.882394                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129243.526527                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 128605.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 126606.103247                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 129254.120615                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 129877.624475                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124244.601107                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129260.232324                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 129214.059899                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 122848.400929                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129255.094085                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 129447.513812                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 126809.866778                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129257.350061                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 128677.864703                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker 130833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 125648.022800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 129258.580316                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 127808.395203                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 123659.252269                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129260.202173                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129231.018905                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                39209                       # number of writebacks
system.l2.writebacks::total                     39209                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker          305                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst        12271                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         1316                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker          305                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst         2801                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          635                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker          313                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst        13146                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         1478                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker          219                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst        13893                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         1464                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst        15066                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         1399                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker          301                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst        13455                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         1426                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker          361                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst        13034                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data         1647                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker          270                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst        12608                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data         2029                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             109962                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu3.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu4.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu5.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              78                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker          305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst        12271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         1316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker          305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst         2801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker          313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst        13146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         1478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker          219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst        13893                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         1464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst        15066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         1399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker          301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst        13455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         1426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker          361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst        13034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data         1647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker          270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst        12608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data         2029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              109962                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker          305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst        12271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         1316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker          305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst         2801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker          313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst        13146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         1478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker          219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst        13893                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         1464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst        15066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         1399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker          301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst        13455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         1426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker          361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst        13034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data         1647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker          270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst        12608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data         2029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             109962                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         1633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst        10944                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data      3680252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         1568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst        15778                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data      3555886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker         1637                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst        10661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data      3663233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker         1448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst         8519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data      3140719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker         1366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst         7322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data      3025130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker         1509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst        10565                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data      3437121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker         1812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst         9422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data      4010821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker         1481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.itb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst         9646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data      3300678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         27909159                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         2659                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        10785                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         2142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data         1827                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data         1829                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data         1984                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data         2505                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data         2110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         25841                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          665                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data          177                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data          203                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data          234                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2091                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         1467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         1469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         1475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         1183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         1316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         1538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         1387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11516                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst        10944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data      3681719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst        15778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data      3557355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker         1637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst        10661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data      3664708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker         1448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst         8519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data      3141902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker         1366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst         7322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data      3026811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker         1509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst        10565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data      3438437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker         1812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst         9422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data      4012359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker         1481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.itb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst         9646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data      3302065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27920675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst        10944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data      3681719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst        15778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data      3557355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker         1637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst        10661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data      3664708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker         1448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst         8519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data      3141902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker         1366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst         7322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data      3026811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker         1509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst        10565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data      3438437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker         1812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst         9422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data      4012359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker         1481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.itb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst         9646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data      3302065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27920675                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    195754500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst   1310891500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 435295984941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    186806000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst   1901863000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 420531327951                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker    195692500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst   1279789500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data 433278880442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker    175461000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst   1021903000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data 371494815440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker    164213499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst    876549500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data 357815937961                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker    180702000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst   1269166000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data 406543896453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker    216786500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       719000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst   1130817000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data 474407719438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker    177021000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst   1156988000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data 390418533940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 3301228447065                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    146196477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data    597768466                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    117033968                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data    100043974                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     99969982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data    108724977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data    138037987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data    115971991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1423747822                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     11891000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     37502000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     11853500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     10052500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data      9722500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     11146500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data     12793500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data     10707500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    115669000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    122352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    120395997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    120421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     95119999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    151744500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    109673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    122666500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    117603000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    959976496                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    195754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst   1310891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 435418336941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    186806000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst   1901863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 420651723948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker    195692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst   1279789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data 433399301942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker    175461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst   1021903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data 371589935439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker    164213499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst    876549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data 357967682461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker    180702000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst   1269166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data 406653569453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker    216786500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst   1130817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data 474530385938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker    177021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst   1156988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data 390536136940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3302188423561                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    195754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst   1310891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 435418336941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    186806000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst   1901863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 420651723948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker    195692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst   1279789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data 433399301942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker    175461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst   1021903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data 371589935439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker    164213499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst    876549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data 357967682461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker    180702000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst   1269166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data 406653569453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker    216786500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst   1130817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data 474530385938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker    177021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst   1156988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data 390536136940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3302188423561                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     29844998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     28133500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     29781000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     30048999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data     28216000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data     30223998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data     30284501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data     29710500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    236243496                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     12090500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     12538999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     12020000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     12017999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     12070000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     12027000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data     11962000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data     11995000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     96721498                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data     41935498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     40672499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data     41801000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data     42066998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data     40286000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data     42250998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data     42246501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data     41705500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    332964994                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.304821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.749948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.336167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.750630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.298444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.750493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.246442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.749349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.210161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.749895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.296728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.751392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.193548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.258363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.751179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.269268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.750143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256994                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.898311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.955186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.882571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.874163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.874283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.882170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.910578                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.902867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.916445                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.830212                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.995413                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.978610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.988827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.975000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.984848                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.929333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.908359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.923899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.922452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.888805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.911605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.919637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.918209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.904172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912592                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.304821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.336167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.750689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.298444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.750549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.246442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.749393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.210161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.749969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.296728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.751444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.193548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.258363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.751232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.itb.walker     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.269268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.750196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.304821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.336167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.750689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.298444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.750549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.246442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.749393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.210161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.749969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.296728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.751444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.193548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.258363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.751232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.itb.walker     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.269268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.750196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257070                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 119874.157991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119781.752558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118278.852899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119136.479592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120538.914945                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118263.444877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 119543.372022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120044.039021                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118277.729110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 121174.723757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119955.745980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118283.366146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 120214.860176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 119714.490576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118281.177325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 119749.502982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120129.294841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118280.356279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 119639.348786                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker 119833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 120018.785820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118281.947621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 119528.021607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119944.847605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118284.344592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118284.769780                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54981.751410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55425.912471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54637.706816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54758.606459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54658.273373                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54800.895665                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 55104.984830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54963.028910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55096.467706                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54797.235023                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 56393.984962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54624.423963                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54931.693989                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54929.378531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54908.866995                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54673.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54910.256410                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55317.551411                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 83402.862986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 81957.792376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 81641.694915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 80405.747253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 90270.374777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 83338.145897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 79757.152146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 84789.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83360.237582                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 119874.157991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119781.752558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118264.956381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119136.479592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120538.914945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118248.452558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 119543.372022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120044.039021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 118262.983556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 121174.723757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119955.745980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118269.104332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 120214.860176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 119714.490576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118265.620966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 119749.502982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120129.294841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118266.982775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 119639.348786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker 119833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 120018.785820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 118267.180464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 119528.021607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119944.847605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118270.275400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118270.365009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 119874.157991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119781.752558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118264.956381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119136.479592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120538.914945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118248.452558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 119543.372022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120044.039021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 118262.983556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 121174.723757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119955.745980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118269.104332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 120214.860176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 119714.490576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118265.620966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 119749.502982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120129.294841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118266.982775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 119639.348786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker 119833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 120018.785820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 118267.180464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 119528.021607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119944.847605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118270.275400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118270.365009                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       8277                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             177                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples      6979657                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271      6979657    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total       6979657                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         9709                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         9709    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         9709                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples        591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     301843607.412000                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    25363925.851847                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07          280      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          358      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          239      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         9921      1.68%      1.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08       579563     97.91%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          336      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          185      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          107      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          210      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          222      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          122      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          165      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08          141      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08           65      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09           39      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total          591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        301843332.667340      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                1786792192                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples       591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    419877.728018                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   3353132.321809                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06       582533     98.41%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07         9161      1.55%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07          249      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07           14      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total         591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       419876.924735      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2485504                       # Number of bytes written
system.Lmon0.readLatencyHist::samples         6979657                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99545.951198                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98446.946313                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17672.018538                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535         4633      0.07%      0.07% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303      6277081     89.93%     90.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071       219373      3.14%     93.14% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839       285486      4.09%     97.23% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       161688      2.32%     99.55% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375        31051      0.44%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143          127      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           30      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           87      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            9      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215           42      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983           18      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751           16      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287           11      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total           6979657                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples             6979657                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           848124.308258                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          133368.445117                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                  146      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              19      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              25      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              27      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              54      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              30      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              51      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              39      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              44      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             51      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows           6979041     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          17282000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total               6979657                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              9709                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         609851103.821197                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1331270279.901585                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            9709    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          277000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      9390304000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                9709                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples               6989366                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             846946.170082                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            131232.462018                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                    146      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                19      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                25      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                28      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                23      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                54      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                30      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                51      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                39      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                44      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               51      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows             6988749     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            16160000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                 6989366                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.117718                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.322295                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           522279     88.23%     88.23% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1            69676     11.77%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                4      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total       591959                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0          591959    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.Lmon0.readTransHist::samples            591959                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            11.790766                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.991498                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                   412      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                   466      0.08%      0.15% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11               175163     29.59%     29.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15              414662     70.05%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                 232      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                 267      0.05%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 273      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 230      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                 175      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                  72      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total              591959                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples           591959                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.016401                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.130982                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                 582533     98.41%     98.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   9161      1.55%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    249      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     14      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total             591959                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples      6979591                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271      6979591    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total       6979591                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         9762                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         9762    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         9762                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples        591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     301840753.160270                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    25333579.921624                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07          284      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          347      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          261      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08        10010      1.69%      1.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08       579454     97.89%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          358      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          173      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          101      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          220      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          212      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          133      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          152      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08          147      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08           69      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09           32      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            4      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total          591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        301840478.421070      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                1786775296                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples       591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    422169.778650                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   3339776.191397                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06       582416     98.39%     98.39% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.39% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.39% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07         9339      1.58%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07          192      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07            9      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total         591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       422168.970982      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2499072                       # Number of bytes written
system.Lmon1.readLatencyHist::samples         6979591                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99561.203916                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98458.830067                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17698.616565                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535         4630      0.07%      0.07% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303      6275965     89.92%     89.99% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071       218838      3.14%     93.12% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839       286035      4.10%     97.22% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       162712      2.33%     99.55% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375        31058      0.44%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          117      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           28      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679          109      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           14      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215           33      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983           16      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751           20      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            8      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            4      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total           6979591                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples             6979591                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           848130.096878                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          133134.848710                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                  144      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              27      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              61      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              31      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              61      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              30      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              49      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             43      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows           6978977     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          13303000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total               6979591                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              9762                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         606565150.481459                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1326098664.236955                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            9762    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          555000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      9346395000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                9762                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples               6989353                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             846945.517132                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            131023.667348                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                    144      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                23      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                11      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                27      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                61      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                31      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                61      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                31      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                49      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               43      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows             6988738     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            11983000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                 6989353                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.117785                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.322380                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           522240     88.22%     88.22% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1            69714     11.78%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                5      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total       591959                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0          591959    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.Lmon1.readTransHist::samples            591959                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            11.790654                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.990424                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                   422      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                   472      0.08%      0.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11               175106     29.58%     29.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15              414717     70.06%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                 218      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                 264      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 287      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 225      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                 170      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                  73      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total              591959                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples           591959                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.016491                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.130460                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                 582416     98.39%     98.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   9339      1.58%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    192      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                      9      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total             591959                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples      6979574                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271      6979574    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total       6979574                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         9919                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         9919    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         9919                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples        591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     301840061.220456                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    25417942.119419                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07          285      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          361      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          231      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08        10047      1.70%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08       579445     97.89%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          342      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          179      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          102      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          210      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          208      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          135      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          152      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08          132      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08           79      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09           44      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total          591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        301839743.236425      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                1786770944                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples       591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    428959.438069                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   3375023.294964                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06       582300     98.37%     98.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07         9406      1.59%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07          247      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total         591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       428958.617412      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2539264                       # Number of bytes written
system.Lmon2.readLatencyHist::samples         6979574                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99542.876585                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98444.041397                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17676.823399                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535         4661      0.07%      0.07% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303      6277307     89.94%     90.01% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071       218955      3.14%     93.14% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839       285499      4.09%     97.23% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       161824      2.32%     99.55% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375        30936      0.44%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          131      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           23      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679          125      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447           19      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215           31      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983           12      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751           23      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287           13      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055           10      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total           6979574                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples             6979574                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           848133.669333                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          133420.330749                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                  158      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000              11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              20      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              10      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              22      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              25      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              27      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              61      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              26      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              49      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              41      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              37      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             43      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows           6978963     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          12863000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total               6979574                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              9919                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         596763863.897570                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1332289194.458416                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            9919    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          204000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9744918000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                9919                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples               6989493                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             846928.553902                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            131255.344123                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                    158      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                11      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                20      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                10      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                22      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                25      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                27      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                61      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                27      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                49      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                41      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                37      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               43      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows             6988881     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            12863000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                 6989493                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.117207                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.321673                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           522578     88.28%     88.28% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1            69380     11.72%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total       591959                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0          591959    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.Lmon2.readTransHist::samples            591959                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            11.790627                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.992756                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                   419      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                   461      0.08%      0.15% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11               174838     29.54%     29.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15              414992     70.10%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                 232      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                 259      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 277      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 220      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                 176      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                  77      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total              591959                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples           591959                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.016756                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.131837                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                 582300     98.37%     98.37% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   9406      1.59%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    247      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                      5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total             591959                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples      6979610                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271      6979610    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total       6979610                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         9820                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.974033                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.855482                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     2.573265                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         9819     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         9820                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples        591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     301841618.085036                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    25421057.769129                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07          285      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          361      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          231      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08        10023      1.69%      1.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08       579462     97.89%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          343      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          181      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          107      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          195      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          221      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          127      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          162      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08          142      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08           69      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09           43      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total          591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        301841300.098026      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                1786780160                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples       591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    424634.814235                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   3354844.023171                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06       582382     98.38%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07         9347      1.58%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07          219      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07           10      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total         591959                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       424634.170782      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                2513665                       # Number of bytes written
system.Lmon3.readLatencyHist::samples         6979610                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99547.625369                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98447.273489                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17686.635360                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535         4696      0.07%      0.07% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303      6277156     89.94%     90.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071       219225      3.14%     93.14% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839       285246      4.09%     97.23% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       161720      2.32%     99.55% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375        31202      0.45%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          125      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           24      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679          113      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            8      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215           36      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983           14      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751           27      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            9      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total           6979610                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples             6979610                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           848128.965372                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          133419.106762                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                  172      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000               11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              17      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              21      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              25      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              23      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              51      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              34      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              37      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              39      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              40      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             62      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows           6978983     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          17917000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total               6979610                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              9820                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         602981820.468432                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1316145118.607740                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            9820    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          440000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9494903000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                9820                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples               6989430                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             846937.455272                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            131315.655762                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                    172      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                 11      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                17      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                21      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                25      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                23      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                51      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                34      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                37      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                39      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                40      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               62      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows             6988803     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            17917000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                 6989430                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.117969                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.322603                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           522132     88.20%     88.20% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1            69821     11.79%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                6      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total       591959                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0          591959    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.Lmon3.readTransHist::samples            591959                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            11.790688                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.993301                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                   415      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                   461      0.08%      0.15% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11               174954     29.56%     29.70% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15              414882     70.09%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                 232      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                 255      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 282      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 219      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                 180      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                  72      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total              591959                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples           591959                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.016587                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.131049                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                 582382     98.38%     98.38% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   9347      1.58%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    219      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     10      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total             591959                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples     27918976                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271     27918976    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total       27918976                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        39210                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.993497                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.963798                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.287780                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        39209    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         39210                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples         591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1207366039.877762                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1204181459.409202                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     92391020.971519                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08          299      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          288      0.05%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          332      0.06%      0.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         3946      0.67%      0.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09       585452     98.90%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09          399      0.07%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          161      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          126      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          202      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          183      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          186      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          133      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09          129      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09           95      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09           22      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total           591959                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1207364854.422861      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                 7147118592                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples        591959                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1695641.758973                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    7121393.077569                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07       556669     94.04%     94.04% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07        31857      5.38%     99.42% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.42% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07         3063      0.52%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07          302      0.05%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08           42      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08           10      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            4      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total          591959                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1695638.683911      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                10037505                       # Number of bytes written
system.Hmon.readLatencyHist::samples         27918432                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108275.482896                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107237.470894                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       17734.806639                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        18434      0.07%      0.07% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         3986      0.01%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071     25816038     92.47%     92.55% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      1192427      4.27%     96.82% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607       761379      2.73%     99.55% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          620      0.00%     99.55% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143       124471      0.45%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          204      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679          318      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447          167      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215          155      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           64      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751           38      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519           60      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287           42      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055           20      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            9      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total           27918432                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples             27918976                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            212027.881144                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           60674.453354                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 4      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 12317      0.04%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              4431      0.02%      0.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             5280      0.02%      0.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             4562      0.02%      0.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             4749      0.02%      0.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             4396      0.02%      0.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             4187      0.01%      0.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3875      0.01%      0.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             4054      0.01%      0.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             3561      0.01%      0.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             3733      0.01%      0.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             3839      0.01%      0.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             3295      0.01%      0.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             3477      0.01%      0.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             3444      0.01%      0.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             3648      0.01%      0.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             4395      0.02%      0.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             2801      0.01%      0.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             3044      0.01%      0.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2564      0.01%      0.31% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           27833320     99.69%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           10361000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total               27918976                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              39210                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          150971724.687580                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         461963193.952856                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            39210    100.00%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value           164000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       8041001000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                39210                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples               27958186                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              211730.522324                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             60891.247164                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   4      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   12319      0.04%      0.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                4435      0.02%      0.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5287      0.02%      0.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4591      0.02%      0.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               4753      0.02%      0.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               4405      0.02%      0.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               4192      0.01%      0.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3881      0.01%      0.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               4057      0.01%      0.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               3566      0.01%      0.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               4843      0.02%      0.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               3854      0.01%      0.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               3296      0.01%      0.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3475      0.01%      0.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              31350      0.11%      0.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               3649      0.01%      0.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               4402      0.02%      0.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               2850      0.01%      0.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3046      0.01%      0.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2578      0.01%      0.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             27843353     99.59%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10361000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                 27958186                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples       591959                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.512544                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.502459                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0            289103     48.84%     48.84% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            302458     51.09%     99.93% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               295      0.05%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                72      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                22      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 3      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 5      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 1      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total        591959                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples       591959                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0           591959    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total       591959                       # Outstanding write transactions
system.Hmon.readTransHist::samples             591959                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             47.163655                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            47.038716                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             3.624227                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                   462      0.08%      0.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                  459      0.08%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47               330051     55.76%     55.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63               259767     43.88%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                  217      0.04%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                  268      0.05%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 270      0.05%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                231      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                168      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                 61      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total               591959                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples            591959                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.066236                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.278179                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                  556669     94.04%     94.04% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                   31857      5.38%     99.42% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                    3063      0.52%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                     302      0.05%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                      42      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                      10      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                      11      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                       4      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                       1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total              591959                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                  1087100222                       # DTB read hits
system.cpu0.dtb.read_misses                   4717240                       # DTB read misses
system.cpu0.dtb.write_hits                   10405489                       # DTB write hits
system.cpu0.dtb.write_misses                      868                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses              1091817462                       # DTB read accesses
system.cpu0.dtb.write_accesses               10406357                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                       1097505711                       # DTB hits
system.cpu0.dtb.misses                        4718108                       # DTB misses
system.cpu0.dtb.accesses                   1102223819                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  4103200434                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              4103200434                       # ITB inst accesses
system.cpu0.itb.hits                       4103200434                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                   4103200434                       # DTB accesses
system.cpu0.numCycles                     11835075294                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 4103120340                       # Number of instructions committed
system.cpu0.committedOps                   4103673203                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           3041686603                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   810                       # Number of float alu accesses
system.cpu0.num_func_calls                     200868                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    709698821                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  3041686603                       # number of integer instructions
system.cpu0.num_fp_insts                          810                       # number of float instructions
system.cpu0.num_int_register_reads         3626515208                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1969332336                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 804                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                420                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads         15572433996                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes         3010176598                       # number of times the CC registers were written
system.cpu0.num_mem_refs                   1097531765                       # number of memory refs
system.cpu0.num_load_insts                 1087114518                       # Number of load instructions
system.cpu0.num_store_insts                  10417247                       # Number of store instructions
system.cpu0.num_idle_cycles              41239286.077793                       # Number of idle cycles
system.cpu0.num_busy_cycles              11793836007.922207                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996516                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003484                       # Percentage of idle cycles
system.cpu0.Branches                        886059993                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               3006160283     73.25%     73.25% # Class of executed instruction
system.cpu0.op_class::IntMult                   15055      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                50      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.26% # Class of executed instruction
system.cpu0.op_class::MemRead              1087114518     26.49%     99.75% # Class of executed instruction
system.cpu0.op_class::MemWrite               10417247      0.25%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                4103707153                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            35903                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         4072612981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            35903                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         113433.779378                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8206436771                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8206436771                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst   4103164531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     4103164531                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst   4103164531                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      4103164531                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst   4103164531                       # number of overall hits
system.cpu0.icache.overall_hits::total     4103164531                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        35903                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        35903                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        35903                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         35903                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        35903                       # number of overall misses
system.cpu0.icache.overall_misses::total        35903                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   3200928178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3200928178                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   3200928178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3200928178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   3200928178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3200928178                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst   4103200434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   4103200434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst   4103200434                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   4103200434                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst   4103200434                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   4103200434                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 89154.894521                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 89154.894521                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 89154.894521                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 89154.894521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 89154.894521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 89154.894521                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        35903                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        35903                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        35903                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        35903                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        35903                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        35903                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   3116633822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3116633822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   3116633822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3116633822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   3116633822                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3116633822                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 86807.058519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86807.058519                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 86807.058519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86807.058519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 86807.058519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86807.058519                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              8170                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements          4910334                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          253.587670                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1223438412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4910334                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           249.155844                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   253.587670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.990577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2199936999                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2199936999                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data   1082162974                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1082162974                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     10391454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10391454                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         2598                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2598                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         6143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6143                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         4544                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4544                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data   1092554428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1092554428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data   1092557026                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1092557026                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      4924894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4924894                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data         8358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8358                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          663                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          663                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         1582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1582                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          532                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          532                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      4933252                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4933252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      4933915                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4933915                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 503467214414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 503467214414                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    383432426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    383432426                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    128420158                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    128420158                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     17770500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17770500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      5432500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5432500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 503850646840                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 503850646840                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 503850646840                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 503850646840                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data   1087087868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1087087868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     10399812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10399812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         3261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         7725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         5076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data   1097487680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1097487680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data   1097490941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1097490941                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.004530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004530                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000804                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000804                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.203312                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.203312                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.204790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.104807                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.104807                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.004495                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004495                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.004496                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004496                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 102229.045826                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102229.045826                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 45876.097870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45876.097870                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 81175.826802                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 81175.826802                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 33403.195489                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 33403.195489                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 102133.571697                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102133.571697                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 102119.847391                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102119.847391                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6605                       # number of writebacks
system.cpu0.dcache.writebacks::total             6605                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          651                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          651                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      4924894                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4924894                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data         8358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8358                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          663                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          663                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          931                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          931                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          532                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          532                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      4933252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4933252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      4933915                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4933915                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 493608727320                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 493608727320                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    366680508                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    366680508                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data     89209001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     89209001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     36789841                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     36789841                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     17086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17086500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      5052500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5052500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 493975407828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 493975407828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 494064616829                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 494064616829                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data     48389960                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     48389960                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     78091543                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     78091543                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    126481503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    126481503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000804                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.203312                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.203312                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.120518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.120518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.104807                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.104807                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.004495                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004495                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.004496                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004496                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 100227.279474                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100227.279474                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 43871.800431                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43871.800431                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 134553.546003                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 134553.546003                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 39516.477981                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39516.477981                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 32117.481203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 32117.481203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 100131.801057                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100131.801057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 100136.426515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100136.426515                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              8583                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                  1095801211                       # DTB read hits
system.cpu1.dtb.read_misses                   4551321                       # DTB read misses
system.cpu1.dtb.write_hits                   10131123                       # DTB write hits
system.cpu1.dtb.write_misses                      823                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses              1100352532                       # DTB read accesses
system.cpu1.dtb.write_accesses               10131946                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                       1105932334                       # DTB hits
system.cpu1.dtb.misses                        4552144                       # DTB misses
system.cpu1.dtb.accesses                   1110484478                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  4138812282                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              4138812282                       # ITB inst accesses
system.cpu1.itb.hits                       4138812282                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                   4138812282                       # DTB accesses
system.cpu1.numCycles                     11839133320                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 4138733348                       # Number of instructions committed
system.cpu1.committedOps                   4139352088                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           3067853939                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   792                       # Number of float alu accesses
system.cpu1.num_func_calls                     212948                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    715990762                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  3067853939                       # number of integer instructions
system.cpu1.num_fp_insts                          792                       # number of float instructions
system.cpu1.num_int_register_reads         3655908110                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1986276673                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 786                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                402                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads         15705595990                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes         3037173596                       # number of times the CC registers were written
system.cpu1.num_mem_refs                   1105962526                       # number of memory refs
system.cpu1.num_load_insts                 1095819010                       # Number of load instructions
system.cpu1.num_store_insts                  10143516                       # Number of store instructions
system.cpu1.num_idle_cycles              112030.411949                       # Number of idle cycles
system.cpu1.num_busy_cycles              11839021289.588051                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999991                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000009                       # Percentage of idle cycles
system.cpu1.Branches                        893969559                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               3033414270     73.28%     73.28% # Class of executed instruction
system.cpu1.op_class::IntMult                   15092      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                50      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.28% # Class of executed instruction
system.cpu1.op_class::MemRead              1095819010     26.47%     99.75% # Class of executed instruction
system.cpu1.op_class::MemWrite               10143516      0.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                4139391938                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            46935                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         4045657770                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            46935                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         86197.033557                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8277671499                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8277671499                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst   4138765347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     4138765347                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst   4138765347                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      4138765347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst   4138765347                       # number of overall hits
system.cpu1.icache.overall_hits::total     4138765347                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        46935                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46935                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        46935                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46935                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        46935                       # number of overall misses
system.cpu1.icache.overall_misses::total        46935                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   2924004740                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2924004740                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   2924004740                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2924004740                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   2924004740                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2924004740                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst   4138812282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   4138812282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst   4138812282                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   4138812282                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst   4138812282                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   4138812282                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 62299.025035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62299.025035                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 62299.025035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62299.025035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 62299.025035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62299.025035                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        46935                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        46935                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        46935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        46935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        46935                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        46935                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   2826734260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2826734260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   2826734260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2826734260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   2826734260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2826734260                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 60226.574198                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60226.574198                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 60226.574198                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60226.574198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 60226.574198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60226.574198                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              3709                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements          4740309                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          253.776787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          535140954                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4740309                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           112.891576                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   253.776787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.991316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2216616491                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2216616491                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data   1091032273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1091032273                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     10107490                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10107490                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         7144                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         7144                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         7095                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7095                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         5051                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5051                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data   1101139763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1101139763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data   1101146907                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1101146907                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      4750799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4750799                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        16837                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16837                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          820                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          820                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         1777                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1777                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         1137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1137                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      4767636                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4767636                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      4768456                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4768456                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 486124428493                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 486124428493                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    957218392                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    957218392                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    127592734                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    127592734                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data     51780993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     51780993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      5835500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5835500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 487081646885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 487081646885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 487081646885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 487081646885                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data   1095783072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1095783072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     10124327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10124327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         7964                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7964                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         8872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         6188                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6188                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data   1105907399                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1105907399                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data   1105915363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1105915363                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.004336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004336                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.001663                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001663                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.102963                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.102963                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.200293                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200293                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.183743                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.183743                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.004311                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004311                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.004312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004312                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 102324.772842                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102324.772842                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56852.075310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56852.075310                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 71802.326393                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71802.326393                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 45541.770449                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 45541.770449                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 102164.185119                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102164.185119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 102146.616617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102146.616617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7495                       # number of writebacks
system.cpu1.dcache.writebacks::total             7495                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          815                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          815                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      4750799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4750799                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        16837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16837                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          820                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          820                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          962                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          962                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         1136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      4767636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4767636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      4768456                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4768456                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 476616401211                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 476616401211                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    923502496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    923502496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     87311504                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     87311504                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     37807262                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     37807262                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data     49908007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     49908007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      5429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 477539903707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 477539903707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 477627215211                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 477627215211                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data     44922957                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     44922957                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     20451502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     20451502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data     65374459                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     65374459                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.001663                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.102963                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.102963                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.108431                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.108431                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.183581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.183581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.004311                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004311                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.004312                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004312                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 100323.419537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100323.419537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54849.586981                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54849.586981                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 106477.443902                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 106477.443902                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 39300.688150                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39300.688150                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 43933.104754                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 43933.104754                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 100162.827805                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100162.827805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 100163.913688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100163.913688                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6190                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                  1089433708                       # DTB read hits
system.cpu2.dtb.read_misses                   4692577                       # DTB read misses
system.cpu2.dtb.write_hits                   10356273                       # DTB write hits
system.cpu2.dtb.write_misses                      858                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses              1094126285                       # DTB read accesses
system.cpu2.dtb.write_accesses               10357131                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                       1099789981                       # DTB hits
system.cpu2.dtb.misses                        4693435                       # DTB misses
system.cpu2.dtb.accesses                   1104483416                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  4112479799                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              4112479799                       # ITB inst accesses
system.cpu2.itb.hits                       4112479799                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                   4112479799                       # DTB accesses
system.cpu2.numCycles                     11835075776                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 4112400693                       # Number of instructions committed
system.cpu2.committedOps                   4112953884                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           3048499709                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                   745                       # Number of float alu accesses
system.cpu2.num_func_calls                     200371                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts    711331929                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  3048499709                       # number of integer instructions
system.cpu2.num_fp_insts                          745                       # number of float instructions
system.cpu2.num_int_register_reads         3634279798                       # number of times the integer registers were read
system.cpu2.num_int_register_writes        1973732183                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                 740                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                420                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads         15607270094                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes         3017148163                       # number of times the CC registers were written
system.cpu2.num_mem_refs                   1099813870                       # number of memory refs
system.cpu2.num_load_insts                 1089447359                       # Number of load instructions
system.cpu2.num_store_insts                  10366511                       # Number of store instructions
system.cpu2.num_idle_cycles              24707053.301839                       # Number of idle cycles
system.cpu2.num_busy_cycles              11810368722.698162                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.997912                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.002088                       # Percentage of idle cycles
system.cpu2.Branches                        888109167                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               3013156745     73.26%     73.26% # Class of executed instruction
system.cpu2.op_class::IntMult                   15041      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                46      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.26% # Class of executed instruction
system.cpu2.op_class::MemRead              1089447359     26.49%     99.75% # Class of executed instruction
system.cpu2.op_class::MemWrite               10366511      0.25%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                4112985703                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      93                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            35722                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         4112656091                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35722                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         115129.502575                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       8224995320                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      8224995320                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst   4112444077                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     4112444077                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst   4112444077                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      4112444077                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst   4112444077                       # number of overall hits
system.cpu2.icache.overall_hits::total     4112444077                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        35722                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35722                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        35722                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35722                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        35722                       # number of overall misses
system.cpu2.icache.overall_misses::total        35722                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   3315578602                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3315578602                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   3315578602                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3315578602                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   3315578602                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3315578602                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst   4112479799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   4112479799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst   4112479799                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   4112479799                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst   4112479799                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   4112479799                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 92816.152567                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 92816.152567                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 92816.152567                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 92816.152567                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 92816.152567                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 92816.152567                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        35722                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35722                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        35722                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35722                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        35722                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35722                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   3230749398                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3230749398                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   3230749398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3230749398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   3230749398                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3230749398                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 90441.447791                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90441.447791                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 90441.447791                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90441.447791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 90441.447791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90441.447791                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              8366                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements          4883858                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          251.886345                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1239533019                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4883858                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           253.802019                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   251.886345                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.983931                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983931                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2204479653                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2204479653                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data   1084522845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1084522845                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     10343129                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10343129                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2611                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2611                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         6155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         4558                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4558                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data   1094865974                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1094865974                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data   1094868585                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1094868585                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      4898442                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4898442                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data         7432                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7432                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          671                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          671                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         1615                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1615                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          553                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          553                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      4905874                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4905874                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      4906545                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4906545                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 501071321976                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 501071321976                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    357064903                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    357064903                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    139809789                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    139809789                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data     17806500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17806500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      5767000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5767000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 501428386879                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 501428386879                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 501428386879                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 501428386879                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data   1089421287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1089421287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     10350561                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10350561                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3282                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3282                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         7770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         5111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data   1099771848                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1099771848                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data   1099775130                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1099775130                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.004496                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004496                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000718                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000718                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.204449                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.204449                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.207851                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.207851                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.108198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.108198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.004461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.004461                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004461                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 102291.978138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102291.978138                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 48044.254978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48044.254978                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 86569.528793                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 86569.528793                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 32199.819168                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 32199.819168                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 102209.797251                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102209.797251                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 102195.819437                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102195.819437                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6285                       # number of writebacks
system.cpu2.dcache.writebacks::total             6285                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          652                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          652                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      4898442                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4898442                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data         7432                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7432                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          671                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          671                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          963                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          963                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          553                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          553                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      4905874                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4905874                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      4906545                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4906545                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 491265954768                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 491265954768                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    342157021                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    342157021                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data     99856502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     99856502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     37894209                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37894209                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data     17106500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17106500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      5361000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5361000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 491608111789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 491608111789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 491707968291                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 491707968291                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data     48556957                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     48556957                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     80231058                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     80231058                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    128788015                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    128788015                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.004496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000718                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.204449                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.204449                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.123938                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.123938                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.108198                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.108198                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.004461                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004461                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.004461                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004461                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 100290.246321                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100290.246321                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 46038.350511                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46038.350511                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 148817.439642                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 148817.439642                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 39350.165109                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39350.165109                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 30933.996383                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 30933.996383                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 100208.059112                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100208.059112                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 100214.706742                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100214.706742                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8829                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                  1110753436                       # DTB read hits
system.cpu3.dtb.read_misses                   4025396                       # DTB read misses
system.cpu3.dtb.write_hits                    8932333                       # DTB write hits
system.cpu3.dtb.write_misses                      724                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses              1114778832                       # DTB read accesses
system.cpu3.dtb.write_accesses                8933057                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                       1119685769                       # DTB hits
system.cpu3.dtb.misses                        4026120                       # DTB misses
system.cpu3.dtb.accesses                   1123711889                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  4203255628                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              4203255628                       # ITB inst accesses
system.cpu3.itb.hits                       4203255628                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                   4203255628                       # DTB accesses
system.cpu3.numCycles                     11839133318                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 4203185682                       # Number of instructions committed
system.cpu3.committedOps                   4203712881                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           3114424607                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   740                       # Number of float alu accesses
system.cpu3.num_func_calls                     186166                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts    727655491                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  3114424607                       # number of integer instructions
system.cpu3.num_fp_insts                          740                       # number of float instructions
system.cpu3.num_int_register_reads         3705215116                       # number of times the integer registers were read
system.cpu3.num_int_register_writes        2016250338                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 734                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                350                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads         15943505378                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes         3087369348                       # number of times the CC registers were written
system.cpu3.num_mem_refs                   1119709279                       # number of memory refs
system.cpu3.num_load_insts                 1110766925                       # Number of load instructions
system.cpu3.num_store_insts                   8942354                       # Number of store instructions
system.cpu3.num_idle_cycles              86234.556996                       # Number of idle cycles
system.cpu3.num_busy_cycles              11839047083.443005                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999993                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000007                       # Percentage of idle cycles
system.cpu3.Branches                        908673610                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu               3084019897     73.36%     73.36% # Class of executed instruction
system.cpu3.op_class::IntMult                   15058      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                50      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     73.36% # Class of executed instruction
system.cpu3.op_class::MemRead              1110766925     26.42%     99.79% # Class of executed instruction
system.cpu3.op_class::MemWrite                8942354      0.21%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                4203744284                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            34568                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         4203369672                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34568                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         121597.132377                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       8406545824                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      8406545824                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst   4203221060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     4203221060                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst   4203221060                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      4203221060                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst   4203221060                       # number of overall hits
system.cpu3.icache.overall_hits::total     4203221060                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        34568                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34568                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        34568                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34568                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        34568                       # number of overall misses
system.cpu3.icache.overall_misses::total        34568                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   3077331504                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3077331504                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   3077331504                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3077331504                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   3077331504                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3077331504                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst   4203255628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   4203255628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst   4203255628                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   4203255628                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst   4203255628                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   4203255628                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 89022.549873                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 89022.549873                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 89022.549873                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 89022.549873                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 89022.549873                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 89022.549873                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        34568                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34568                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        34568                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34568                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        34568                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34568                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   2994036496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2994036496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   2994036496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2994036496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   2994036496                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2994036496                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 86612.951169                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 86612.951169                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 86612.951169                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 86612.951169                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 86612.951169                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 86612.951169                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              8426                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements          4194176                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          252.908576                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1221037824                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4194176                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           291.126988                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   252.908576                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.987924                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987924                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2243581478                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2243581478                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data   1106533330                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1106533330                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      8919882                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8919882                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         1941                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1941                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         5250                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5250                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         4305                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4305                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data   1115453212                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1115453212                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data   1115455153                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1115455153                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      4207996                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4207996                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data         7037                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7037                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data         1265                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1265                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2290                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2290                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          501                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          501                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      4215033                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4215033                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      4216298                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4216298                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 429744226170                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 429744226170                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    320862392                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    320862392                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    198387742                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    198387742                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data     15472000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15472000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      5769500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5769500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 430065088562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 430065088562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 430065088562                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 430065088562                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data   1110741326                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1110741326                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      8926919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8926919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         3206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         7540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data   1119668245                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1119668245                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data   1119671451                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1119671451                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.003788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003788                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000788                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.394573                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.394573                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.303714                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.303714                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.104245                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.104245                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.003765                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003765                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.003766                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003766                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 102125.626110                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102125.626110                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 45596.474634                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45596.474634                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 86632.201747                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 86632.201747                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 30882.235529                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 30882.235529                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 102031.250660                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102031.250660                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 102000.638608                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102000.638608                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7767                       # number of writebacks
system.cpu3.dcache.writebacks::total             7767                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data         1260                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1260                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      4207996                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4207996                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data         7037                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7037                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data         1265                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1265                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         1030                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1030                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          500                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          500                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      4215033                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4215033                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      4216298                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4216298                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 421319655608                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 421319655608                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    306723566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    306723566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data    155441013                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    155441013                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     40311245                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     40311245                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data     14872000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14872000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      5369500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5369500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 421626379174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 421626379174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 421781820187                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 421781820187                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data     48322977                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     48322977                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     82608034                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     82608034                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    130931011                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    130931011                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.003788                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003788                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.394573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.394573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.136605                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136605                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.104037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.104037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.003765                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003765                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.003766                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003766                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 100123.587477                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100123.587477                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 43587.262470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43587.262470                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 122878.271146                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 122878.271146                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 39137.131068                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39137.131068                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data        29744                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        29744                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 100029.200050                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100029.200050                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 100036.055371                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100036.055371                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             10560                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                  1113358389                       # DTB read hits
system.cpu4.dtb.read_misses                   3874745                       # DTB read misses
system.cpu4.dtb.write_hits                    8615322                       # DTB write hits
system.cpu4.dtb.write_misses                      695                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses              1117233134                       # DTB read accesses
system.cpu4.dtb.write_accesses                8616017                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                       1121973711                       # DTB hits
system.cpu4.dtb.misses                        3875440                       # DTB misses
system.cpu4.dtb.accesses                   1125849151                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                  4215289416                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses              4215289416                       # ITB inst accesses
system.cpu4.itb.hits                       4215289416                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                   4215289416                       # DTB accesses
system.cpu4.numCycles                     11835086668                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                 4215221238                       # Number of instructions committed
system.cpu4.committedOps                   4215746890                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses           3123065610                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                   796                       # Number of float alu accesses
system.cpu4.num_func_calls                     185201                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts    729866068                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                  3123065610                       # number of integer instructions
system.cpu4.num_fp_insts                          796                       # number of float instructions
system.cpu4.num_int_register_reads         3713895619                       # number of times the integer registers were read
system.cpu4.num_int_register_writes        2021812696                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                 790                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                342                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads         15987424370                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes         3096960077                       # number of times the CC registers were written
system.cpu4.num_mem_refs                   1121997784                       # number of memory refs
system.cpu4.num_load_insts                 1113372014                       # Number of load instructions
system.cpu4.num_store_insts                   8625770                       # Number of store instructions
system.cpu4.num_idle_cycles              15369936.435246                       # Number of idle cycles
system.cpu4.num_busy_cycles              11819716731.564754                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.998701                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.001299                       # Percentage of idle cycles
system.cpu4.Branches                        911473871                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu               3093765960     73.39%     73.39% # Class of executed instruction
system.cpu4.op_class::IntMult                   15092      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                64      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     73.39% # Class of executed instruction
system.cpu4.op_class::MemRead              1113372014     26.41%     99.80% # Class of executed instruction
system.cpu4.op_class::MemWrite                8625770      0.20%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                4215778900                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            34840                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         4212000587                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            34840                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         120895.539237                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       8430613672                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      8430613672                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst   4215254576                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     4215254576                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst   4215254576                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      4215254576                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst   4215254576                       # number of overall hits
system.cpu4.icache.overall_hits::total     4215254576                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        34840                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        34840                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        34840                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         34840                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        34840                       # number of overall misses
system.cpu4.icache.overall_misses::total        34840                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst   3058928856                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   3058928856                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst   3058928856                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   3058928856                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst   3058928856                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   3058928856                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst   4215289416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   4215289416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst   4215289416                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   4215289416                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst   4215289416                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   4215289416                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000008                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000008                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 87799.335706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 87799.335706                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 87799.335706                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 87799.335706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 87799.335706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 87799.335706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        34840                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        34840                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        34840                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        34840                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        34840                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        34840                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst   2973970144                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   2973970144                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst   2973970144                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   2973970144                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst   2973970144                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   2973970144                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 85360.796326                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 85360.796326                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 85360.796326                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 85360.796326                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 85360.796326                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 85360.796326                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              8930                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements          4036996                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          252.885435                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1819244652                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          4036996                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           450.643164                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   252.885435                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.987834                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.987834                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       2248000311                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      2248000311                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data   1109295593                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total     1109295593                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      8602467                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8602467                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         2679                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         2679                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         5619                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5619                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         4320                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4320                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data   1117898060                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1117898060                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data   1117900739                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1117900739                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      4050747                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      4050747                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data         7444                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7444                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          705                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          705                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         1738                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1738                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          486                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          486                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      4058191                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       4058191                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      4058896                       # number of overall misses
system.cpu4.dcache.overall_misses::total      4058896                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 413895771518                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 413895771518                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    381587889                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    381587889                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    168027423                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    168027423                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data     14722500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     14722500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      5594500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      5594500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 414277359407                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 414277359407                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 414277359407                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 414277359407                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data   1113346340                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total   1113346340                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      8609911                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8609911                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         3384                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         3384                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         7357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data   1121956251                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1121956251                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data   1121959635                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1121959635                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.003638                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.003638                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000865                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000865                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.208333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.208333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.236238                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.236238                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.101124                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.101124                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.003617                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.003617                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.003618                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 102177.640696                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102177.640696                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 51261.135008                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 51261.135008                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 96678.609321                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 96678.609321                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 30293.209877                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 30293.209877                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 102084.243794                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102084.243794                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 102066.512521                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102066.512521                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6520                       # number of writebacks
system.cpu4.dcache.writebacks::total             6520                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          672                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          672                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            6                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      4050741                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      4050741                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data         7444                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         7444                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          688                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          688                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         1066                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1066                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          485                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          485                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      4058185                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      4058185                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      4058873                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      4058873                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 405785144276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 405785144276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    366641049                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    366641049                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data    121586004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total    121586004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     45912573                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     45912573                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data     14140500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     14140500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      5206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      5206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 406151785325                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 406151785325                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 406273371329                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 406273371329                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data     45056993                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     45056993                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     81736535                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     81736535                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data    126793528                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total    126793528                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000865                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000865                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.203310                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.203310                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.144896                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.144896                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.100916                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.100916                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.003617                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003617                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.003618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 100175.534372                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 100175.534372                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 49253.230656                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 49253.230656                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 176723.843023                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 176723.843023                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 43069.955910                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43069.955910                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 29155.670103                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 29155.670103                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 100082.126696                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 100082.126696                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 100095.117864                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 100095.117864                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8920                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                  1095399422                       # DTB read hits
system.cpu5.dtb.read_misses                   4397276                       # DTB read misses
system.cpu5.dtb.write_hits                    9725382                       # DTB write hits
system.cpu5.dtb.write_misses                      797                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses              1099796698                       # DTB read accesses
system.cpu5.dtb.write_accesses                9726179                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                       1105124804                       # DTB hits
system.cpu5.dtb.misses                        4398073                       # DTB misses
system.cpu5.dtb.accesses                   1109522877                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                  4139341440                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses              4139341440                       # ITB inst accesses
system.cpu5.itb.hits                       4139341440                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                   4139341440                       # DTB accesses
system.cpu5.numCycles                     11835133815                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                 4139266960                       # Number of instructions committed
system.cpu5.committedOps                   4139810276                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses           3067833028                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   839                       # Number of float alu accesses
system.cpu5.num_func_calls                     192721                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts    716241360                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                  3067833028                       # number of integer instructions
system.cpu5.num_fp_insts                          839                       # number of float instructions
system.cpu5.num_int_register_reads         3654093709                       # number of times the integer registers were read
system.cpu5.num_int_register_writes        1986185551                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 832                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                384                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads         15705729964                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes         3038386221                       # number of times the CC registers were written
system.cpu5.num_mem_refs                   1105145967                       # number of memory refs
system.cpu5.num_load_insts                 1095413261                       # Number of load instructions
system.cpu5.num_store_insts                   9732706                       # Number of store instructions
system.cpu5.num_idle_cycles              45937141.902667                       # Number of idle cycles
system.cpu5.num_busy_cycles              11789196673.097332                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.996119                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.003881                       # Percentage of idle cycles
system.cpu5.Branches                        894316469                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu               3034678422     73.30%     73.30% # Class of executed instruction
system.cpu5.op_class::IntMult                   15065      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               102      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     73.30% # Class of executed instruction
system.cpu5.op_class::MemRead              1095413261     26.46%     99.76% # Class of executed instruction
system.cpu5.op_class::MemWrite                9732706      0.24%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                4139839556                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      51                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            35605                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         4139371248                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            35605                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         116258.144867                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       8278718485                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      8278718485                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst   4139305835                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     4139305835                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst   4139305835                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      4139305835                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst   4139305835                       # number of overall hits
system.cpu5.icache.overall_hits::total     4139305835                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        35605                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        35605                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        35605                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         35605                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        35605                       # number of overall misses
system.cpu5.icache.overall_misses::total        35605                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst   3343110598                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   3343110598                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst   3343110598                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   3343110598                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst   3343110598                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   3343110598                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst   4139341440                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   4139341440                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst   4139341440                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   4139341440                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst   4139341440                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   4139341440                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000009                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000009                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 93894.413650                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 93894.413650                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 93894.413650                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 93894.413650                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 93894.413650                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 93894.413650                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        35605                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        35605                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        35605                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        35605                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        35605                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        35605                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst   3258191402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   3258191402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst   3258191402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   3258191402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst   3258191402                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   3258191402                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 91509.377953                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 91509.377953                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 91509.377953                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 91509.377953                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 91509.377953                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 91509.377953                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              8947                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements          4576695                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          252.898148                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs         1234118064                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          4576695                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           269.652678                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   252.898148                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.987883                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.987883                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       2214842506                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      2214842506                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data   1090795257                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total     1090795257                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      9712302                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       9712302                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2738                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2738                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         6189                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         6189                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         4646                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4646                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data   1100507559                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total      1100507559                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data   1100510297                       # number of overall hits
system.cpu5.dcache.overall_hits::total     1100510297                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      4591431                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      4591431                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data         7267                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         7267                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          682                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          682                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         1737                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1737                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          565                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          565                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      4598698                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       4598698                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      4599380                       # number of overall misses
system.cpu5.dcache.overall_misses::total      4599380                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 470114955647                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 470114955647                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    344650411                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    344650411                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    152764127                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    152764127                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data     17187000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     17187000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      6558500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      6558500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 470459606058                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 470459606058                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 470459606058                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 470459606058                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data   1095386688                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total   1095386688                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      9719569                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9719569                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3420                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3420                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         7926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         5211                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5211                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data   1105106257                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total   1105106257                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data   1105109677                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total   1105109677                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.004192                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004192                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000748                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000748                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.199415                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.199415                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.219152                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.219152                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.108424                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.108424                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.004161                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004161                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.004162                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004162                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 102389.637489                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 102389.637489                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 47426.780102                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 47426.780102                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 87947.108233                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 87947.108233                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 30419.469027                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 30419.469027                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 102302.783540                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 102302.783540                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 102287.613995                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 102287.613995                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         5837                       # number of writebacks
system.cpu5.dcache.writebacks::total             5837                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          680                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          680                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      4591431                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      4591431                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data         7267                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         7267                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          682                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          682                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         1057                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1057                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          564                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          564                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      4598698                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      4598698                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      4599380                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      4599380                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 460923325111                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 460923325111                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    330070541                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    330070541                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data    102388001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    102388001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     47684372                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     47684372                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data     16521000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     16521000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      6096500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      6096500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 461253395652                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 461253395652                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 461355783653                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 461355783653                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data     49263955                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     49263955                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     80633028                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     80633028                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data    129896983                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total    129896983                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.004192                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004192                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000748                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.199415                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.199415                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.133359                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.133359                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.108233                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.108233                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.004161                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004161                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.004162                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004162                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 100387.727728                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100387.727728                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 45420.468006                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45420.468006                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 150129.033724                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 150129.033724                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 45112.934721                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45112.934721                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 29292.553191                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 29292.553191                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 100300.866822                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100300.866822                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 100308.255385                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100308.255385                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              9244                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                  1076998446                       # DTB read hits
system.cpu6.dtb.read_misses                   5133146                       # DTB read misses
system.cpu6.dtb.write_hits                   11319865                       # DTB write hits
system.cpu6.dtb.write_misses                      932                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses              1082131592                       # DTB read accesses
system.cpu6.dtb.write_accesses               11320797                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                       1088318311                       # DTB hits
system.cpu6.dtb.misses                        5134078                       # DTB misses
system.cpu6.dtb.accesses                   1093452389                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                  4058843781                       # ITB inst hits
system.cpu6.itb.inst_misses                        16                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses              4058843797                       # ITB inst accesses
system.cpu6.itb.hits                       4058843781                       # DTB hits
system.cpu6.itb.misses                             16                       # DTB misses
system.cpu6.itb.accesses                   4058843797                       # DTB accesses
system.cpu6.numCycles                     11835075296                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                 4058759568                       # Number of instructions committed
system.cpu6.committedOps                   4059327054                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses           3009639845                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                   975                       # Number of float alu accesses
system.cpu6.num_func_calls                     209296                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts    701645907                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                  3009639845                       # number of integer instructions
system.cpu6.num_fp_insts                          975                       # number of float instructions
system.cpu6.num_int_register_reads         3593011074                       # number of times the integer registers were read
system.cpu6.num_int_register_writes        1948676603                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                 968                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                456                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads         15409086582                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes         2975397386                       # number of times the CC registers were written
system.cpu6.num_mem_refs                   1088343014                       # number of memory refs
system.cpu6.num_load_insts                 1077012349                       # Number of load instructions
system.cpu6.num_store_insts                  11330665                       # Number of store instructions
system.cpu6.num_idle_cycles              24691830.380264                       # Number of idle cycles
system.cpu6.num_busy_cycles              11810383465.619736                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.997914                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.002086                       # Percentage of idle cycles
system.cpu6.Branches                        875892571                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu               2971001548     73.19%     73.19% # Class of executed instruction
system.cpu6.op_class::IntMult                   15081      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                68      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     73.19% # Class of executed instruction
system.cpu6.op_class::MemRead              1077012349     26.53%     99.72% # Class of executed instruction
system.cpu6.op_class::MemWrite               11330665      0.28%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                4059359711                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            36468                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         4011620917                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            36468                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         110003.864127                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       8117724030                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      8117724030                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst   4058807313                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     4058807313                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst   4058807313                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      4058807313                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst   4058807313                       # number of overall hits
system.cpu6.icache.overall_hits::total     4058807313                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst        36468                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        36468                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst        36468                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         36468                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst        36468                       # number of overall misses
system.cpu6.icache.overall_misses::total        36468                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst   3142530236                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3142530236                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst   3142530236                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3142530236                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst   3142530236                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3142530236                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst   4058843781                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   4058843781                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst   4058843781                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   4058843781                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst   4058843781                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   4058843781                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000009                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000009                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 86172.267083                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 86172.267083                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 86172.267083                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 86172.267083                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 86172.267083                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 86172.267083                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst        36468                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        36468                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst        36468                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        36468                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst        36468                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        36468                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst   3056284764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   3056284764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst   3056284764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   3056284764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst   3056284764                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   3056284764                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 83807.304047                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 83807.304047                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 83807.304047                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 83807.304047                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 83807.304047                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 83807.304047                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              8482                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements          5342631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          253.450729                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          525755371                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          5342631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            98.407577                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     39097901291000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   253.450729                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.990042                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.990042                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       2181994537                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      2181994537                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data   1071629149                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total     1071629149                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data     11306052                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      11306052                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         2646                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         2646                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         6259                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         6259                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         4742                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4742                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data   1082935201                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total      1082935201                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data   1082937847                       # number of overall hits
system.cpu6.dcache.overall_hits::total     1082937847                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data      5356631                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      5356631                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data         7880                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         7880                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          681                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          681                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         1685                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1685                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data          585                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          585                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data      5364511                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       5364511                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data      5365192                       # number of overall misses
system.cpu6.dcache.overall_misses::total      5365192                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data 548489390049                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 548489390049                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data    393104891                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    393104891                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    195770369                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    195770369                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data     19662000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     19662000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      5770500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      5770500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data 548882494940                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 548882494940                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data 548882494940                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 548882494940                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data   1076985780                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total   1076985780                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data     11313932                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     11313932                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         3327                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         3327                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data         7944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         5327                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5327                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data   1088299712                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total   1088299712                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data   1088303039                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total   1088303039                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.004974                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.004974                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000696                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000696                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.204689                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.204689                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.212110                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.212110                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.109818                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.109818                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.004929                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.004929                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.004930                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.004930                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 102394.469593                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 102394.469593                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 49886.407487                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 49886.407487                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 116184.195252                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 116184.195252                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 33610.256410                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 33610.256410                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 102317.339817                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 102317.339817                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 102304.352750                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 102304.352750                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6730                       # number of writebacks
system.cpu6.dcache.writebacks::total             6730                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          663                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          663                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data      5356631                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      5356631                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data         7880                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         7880                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          681                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          681                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         1022                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         1022                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data          585                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          585                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data      5364511                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      5364511                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data      5365192                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      5365192                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data 537767850633                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 537767850633                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data    377275041                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    377275041                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data    153795001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total    153795001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     39576630                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     39576630                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data     18890000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     18890000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      5372500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      5372500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data 538145125674                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 538145125674                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data 538298920675                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 538298920675                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data     49001442                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     49001442                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data     78661540                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     78661540                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data    127662982                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total    127662982                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.204689                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.204689                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.128651                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.128651                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.109818                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.109818                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.004929                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004929                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.004930                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004930                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 100392.924327                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100392.924327                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 47877.543274                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47877.543274                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 225837.005874                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 225837.005874                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 38724.686888                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38724.686888                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 32290.598291                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 32290.598291                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 100315.783801                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100315.783801                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 100331.716120                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100331.716120                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              9069                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                  1101405751                       # DTB read hits
system.cpu7.dtb.read_misses                   4226440                       # DTB read misses
system.cpu7.dtb.write_hits                    9397360                       # DTB write hits
system.cpu7.dtb.write_misses                      783                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses              1105632191                       # DTB read accesses
system.cpu7.dtb.write_accesses                9398143                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                       1110803111                       # DTB hits
system.cpu7.dtb.misses                        4227223                       # DTB misses
system.cpu7.dtb.accesses                   1115030334                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                  4164719933                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  9                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses              4164719936                       # ITB inst accesses
system.cpu7.itb.hits                       4164719933                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                   4164719936                       # DTB accesses
system.cpu7.numCycles                     11839202719                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                 4164645100                       # Number of instructions committed
system.cpu7.committedOps                   4165192189                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses           3086329204                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  1042                       # Number of float alu accesses
system.cpu7.num_func_calls                     193983                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts    720781992                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                  3086329204                       # number of integer instructions
system.cpu7.num_fp_insts                         1042                       # number of float instructions
system.cpu7.num_int_register_reads         3674254718                       # number of times the integer registers were read
system.cpu7.num_int_register_writes        1998113512                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 971                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                442                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads         15799903164                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes         3057889741                       # number of times the CC registers were written
system.cpu7.num_mem_refs                   1110827385                       # number of memory refs
system.cpu7.num_load_insts                 1101419558                       # Number of load instructions
system.cpu7.num_store_insts                   9407827                       # Number of store instructions
system.cpu7.num_idle_cycles              35168981.556962                       # Number of idle cycles
system.cpu7.num_busy_cycles              11804033737.443037                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.997029                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.002971                       # Percentage of idle cycles
system.cpu7.Branches                        900030847                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu               3054381942     73.33%     73.33% # Class of executed instruction
system.cpu7.op_class::IntMult                   15066      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                75      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     73.33% # Class of executed instruction
system.cpu7.op_class::MemRead              1101419558     26.44%     99.77% # Class of executed instruction
system.cpu7.op_class::MemWrite                9407827      0.23%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                4165224470                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            35823                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         4164643035                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            35823                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         116256.121347                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       8329475689                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      8329475689                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst   4164684110                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     4164684110                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst   4164684110                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      4164684110                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst   4164684110                       # number of overall hits
system.cpu7.icache.overall_hits::total     4164684110                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        35823                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        35823                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        35823                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         35823                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        35823                       # number of overall misses
system.cpu7.icache.overall_misses::total        35823                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst   3080415897                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   3080415897                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst   3080415897                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   3080415897                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst   3080415897                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   3080415897                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst   4164719933                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   4164719933                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst   4164719933                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   4164719933                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst   4164719933                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   4164719933                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000009                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000009                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 85989.891885                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 85989.891885                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 85989.891885                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 85989.891885                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 85989.891885                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 85989.891885                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        35823                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        35823                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        35823                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        35823                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        35823                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        35823                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst   2995901103                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   2995901103                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst   2995901103                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   2995901103                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst   2995901103                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   2995901103                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 83630.659158                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 83630.659158                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 83630.659158                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 83630.659158                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 83630.659158                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 83630.659158                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              7910                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements          4402830                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          252.570050                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          566524654                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          4402830                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           128.672843                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   252.570050                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.986602                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.986602                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       2226021614                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      2226021614                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data   1096977664                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total     1096977664                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      9385901                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       9385901                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         2694                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         2694                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         6146                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         6146                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         4633                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         4633                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data   1106363565                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total      1106363565                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data   1106366259                       # number of overall hits
system.cpu7.dcache.overall_hits::total     1106366259                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data      4415490                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      4415490                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data         5714                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5714                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          679                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          679                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         1698                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1698                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data          510                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          510                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data      4421204                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       4421204                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data      4421883                       # number of overall misses
system.cpu7.dcache.overall_misses::total      4421883                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data 451577302190                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 451577302190                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data    317927430                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    317927430                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    174276178                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    174276178                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data     16025999                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     16025999                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data      5968000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      5968000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data 451895229620                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 451895229620                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data 451895229620                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 451895229620                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data   1101393154                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total   1101393154                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      9391615                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      9391615                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data         7844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         5143                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         5143                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data   1110784769                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total   1110784769                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data   1110788142                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total   1110788142                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.004009                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004009                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000608                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000608                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.201304                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.201304                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.216471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.216471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.099164                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.099164                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.003980                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.003980                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.003981                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.003981                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 102271.164059                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 102271.164059                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 55640.082254                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 55640.082254                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 102636.147232                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 102636.147232                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 31423.527451                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 31423.527451                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 102210.897670                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 102210.897670                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 102195.202727                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 102195.202727                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7618                       # number of writebacks
system.cpu7.dcache.writebacks::total             7618                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          677                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          677                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data      4415490                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      4415490                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data         5714                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         5714                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          679                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          679                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         1021                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1021                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data          510                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          510                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data      4421204                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      4421204                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data      4421883                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      4421883                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data 442737426630                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 442737426630                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data    306464508                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    306464508                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data    125285001                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total    125285001                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     46503321                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     46503321                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data     15417001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     15417001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data      5556000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      5556000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data 443043891138                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 443043891138                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data 443169176139                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 443169176139                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data     48541994                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     48541994                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data     82462548                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     82462548                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data    131004542                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total    131004542                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.004009                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004009                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000608                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000608                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.201304                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.201304                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.130163                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.130163                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.099164                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.099164                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.003980                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003980                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.003981                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003981                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 100269.149433                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100269.149433                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 53633.970599                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 53633.970599                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 184513.992636                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 184513.992636                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 45546.837414                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45546.837414                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 30229.413725                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 30229.413725                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 100208.877749                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100208.877749                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 100221.823178                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100221.823178                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              9951                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.host 5919601325000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -102931212585.600006
system.mem_ctrls.total_actEnergy                       119902039689.599991
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -69437722776.000000
system.mem_ctrls.total_preEnergy                       80886296616.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -674978636966.400024
system.mem_ctrls.total_readEnergy                       786383208000.000122
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -764324398.080000
system.mem_ctrls.total_writeEnergy                       853797749.760000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -39807077832007.679688
system.mem_ctrls.total_refreshEnergy                       46333801207603.179688
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -12276249500427.843750
system.mem_ctrls.total_actBackEnergy                       14289645546017.275391
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -127871437439280.000000
system.mem_ctrls.total_preBackEnergy                       148836570501504.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       5.9196
system.cpu.totalNumCycles                       94692916206.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       187312494.623716
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       24559332545.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       6739.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       7158526087.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       8770364994.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       78966596.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       33135332929.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       29257173352.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       15900379892.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       6625.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       3216.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1581554.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       24559332545.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       6739.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       33135942732.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       19.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       33135942713.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       295864.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       8770145515.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       78836646.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       8884758353.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       35624621.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       37196430.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       67969.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       192866808
system.mem_ctrls.total_reads                       27918432.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       39209.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       28060233.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       195142228.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       179515.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
