{"componentChunkName":"component---src-templates-post-js","path":"/course/dd/note/3/","result":{"data":{"site":{"siteMetadata":{"title":"mem 的小站"}},"post":{"id":"c6e4dedc-dd7f-5022-9faf-e7fae9d393ef","excerpt":"组合逻辑(combinational logic) 理由(justification) 1. 设计概念与自动化 Design Concepts and Automation 1.1. 表示逻辑的方法 真值表 布尔函数 卡诺图 时序图(timing diagram) 逻辑电路图(logic circuit) 1.…","html":"<p><details  class=\"callout callout-type-quote\"><summary>Word Table</summary><div><p></p><ul>\n<li><strong>组合逻辑(combinational logic)</strong></li>\n<li><strong>理由(justification)</strong></li>\n</ul></div></details></p>\n<h2 id=\"1-设计概念与自动化-Design-Concepts-and-Automation\" style=\"position:relative;\">1. 设计概念与自动化 Design Concepts and Automation<a href=\"#1-%E8%AE%BE%E8%AE%A1%E6%A6%82%E5%BF%B5%E4%B8%8E%E8%87%AA%E5%8A%A8%E5%8C%96-Design-Concepts-and-Automation\" aria-label=\"1 设计概念与自动化 Design Concepts and Automation permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<h3 id=\"11-表示逻辑的方法\" style=\"position:relative;\">1.1. 表示逻辑的方法<a href=\"#11-%E8%A1%A8%E7%A4%BA%E9%80%BB%E8%BE%91%E7%9A%84%E6%96%B9%E6%B3%95\" aria-label=\"11 表示逻辑的方法 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<ul>\n<li>真值表</li>\n<li>布尔函数</li>\n<li>卡诺图</li>\n<li><strong>时序图(timing diagram)</strong></li>\n<li><strong>逻辑电路图(logic circuit)</strong></li>\n</ul>\n<h3 id=\"12-分层设计-Hierarchical-Design\" style=\"position:relative;\">1.2. 分层设计 Hierarchical Design<a href=\"#12-%E5%88%86%E5%B1%82%E8%AE%BE%E8%AE%A1-Hierarchical-Design\" aria-label=\"12 分层设计 Hierarchical Design permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>分层设计即将复杂问题模块化分解为若干层次，然后逐个抽象解决，是组合逻辑电路设计中的重要思路。</p>\n<ul>\n<li>最小层的模块叫做<strong>基本块(primitive block)</strong>。Any block that cannot be further decomposed is called a primitive block.</li>\n<li>由不同层级的基本块组成的集合叫做<strong>层次结构(hierarchy)</strong>。The collection of all blocks including the decomposed ones is a hierarchy.</li>\n</ul>\n<p><details  class=\"callout callout-type-quote\"><summary>Hierarchy for 9-Input Parity Checker Example</summary><div><p>\n<img src=\"https://static.memset0.cn/img/v6/2024/03/21/xyn98LEW.png\"alt=\"\" style=\"width: 600px; \" ></p></div></details></p>\n<p>分层设计的设计方法可以分为</p>\n<ul>\n<li><strong>自顶向下的设计(top-down design)</strong>：分解功能设计。A top-down design proceeds from an abstract, high-level specification to a more and more detailed design by decomposition and successive refinement. Top-down design answers: What are we building?</li>\n<li><strong>自底向上的设计(bottom-up design)</strong>：根据现有的元件去组合成目标功能。A bottom-up design starts with detailed primitive blocks and combines them into larger and more complex functional blocks. Bottom-up design answers: How do we build it?</li>\n</ul>\n<p>一般从两个方向同时考虑进行设计。一般 top-down 设计控制复杂度，bottom-up 设计聚焦于细节。</p>\n<h2 id=\"2-设计过程-Design-Procedure\" style=\"position:relative;\">2. 设计过程 Design Procedure<a href=\"#2-%E8%AE%BE%E8%AE%A1%E8%BF%87%E7%A8%8B-Design-Procedure\" aria-label=\"2 设计过程 Design Procedure permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<ol>\n<li><strong>系统描述(specification)</strong>: 确定系统的行为。</li>\n<li><strong>形式化(formalization)</strong>：阐述输入和输出之间的逻辑关系，并用真值表或逻辑表达式表达出来。</li>\n<li><strong>优化(optimization)</strong>：优化逻辑表达以减少成本。</li>\n<li><strong>工艺映射(technology mapping)</strong>：将优化后的逻辑设计工艺映射到有限的硬件实现上，将在下一节详细介绍。</li>\n<li><strong>验证(verification)</strong>：验证正确性。</li>\n</ol>\n<p><details  class=\"callout callout-type-quote\"><summary>Quote</summary><div><p><strong>芯片定制(chip design)</strong></p><ul>\n<li><strong>全定制设计(full customized)</strong>: 价格贵，性能高，密度高，适合大规模生产。the entire design of the chip down to the details of the layout is finished\n<ul>\n<li>Expensive</li>\n<li>Justifiable only for dense, fast chips with high sales volume</li>\n</ul>\n</li>\n<li><strong>标准单元设计(standard cell design)</strong>: blocks have been designed ahead of time or as part of previous designs\n<ul>\n<li>Intermediate cost</li>\n<li>Less density and speed compared to full customized</li>\n</ul>\n</li>\n<li><strong>门阵列设计(gate array design)</strong>: 密度低，性能低，价格便宜。regular patterns of gate and transistors that can be used in many designs built into chip - only the interconnections between gates are specific to a design\n<ul>\n<li>Lowest cost</li>\n<li>Less <strong>密度(density)</strong> compared to full customized and standard cell</li>\n</ul>\n</li>\n</ul></div></details></p>\n<h3 id=\"21-工艺映射-Technology-Mapping\" style=\"position:relative;\">2.1. 工艺映射 Technology Mapping<a href=\"#21-%E5%B7%A5%E8%89%BA%E6%98%A0%E5%B0%84-Technology-Mapping\" aria-label=\"21 工艺映射 Technology Mapping permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>工艺映射是指将优化后的逻辑设计工艺映射到有限的硬件实现上。Map the logic diagram or netlist to the implementation technology selected.、</p>\n<p>如 NAND 门和 NOR 门是<strong>通用门(universal gate)</strong>，我们可以将任意逻辑电路映射到仅使用 NAND 门或仅使用 NOR 门的电路上。</p>\n<h4 id=\"211-映射到与非或非门-Mapping-to-NANDNOR-Gates\" style=\"position:relative;\">2.1.1. 映射到与非/或非门 Mapping to NAND/NOR Gates<a href=\"#211-%E6%98%A0%E5%B0%84%E5%88%B0%E4%B8%8E%E9%9D%9E%E6%88%96%E9%9D%9E%E9%97%A8-Mapping-to-NANDNOR-Gates\" aria-label=\"211 映射到与非或非门 Mapping to NANDNOR Gates permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h4>\n<p>将基本的逻辑门映射到 NAND 门：</p>\n<ul>\n<li>AND:  <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>A</mi><mi>B</mi><mo>=</mo><mover accent=\"true\"><mover accent=\"true\"><mrow><mo stretchy=\"false\">(</mo><mi>A</mi><mi>B</mi><mo stretchy=\"false\">)</mo></mrow><mo stretchy=\"true\">‾</mo></mover><mo stretchy=\"true\">‾</mo></mover><mo>=</mo><mover accent=\"true\"><mover accent=\"true\"><mrow><mi>A</mi><mo>⋅</mo><mi>B</mi></mrow><mo stretchy=\"true\">‾</mo></mover><mo stretchy=\"true\">‾</mo></mover><mo>=</mo><mtext>NAND</mtext><mo stretchy=\"false\">(</mo><mtext>NAND</mtext><mo stretchy=\"false\">(</mo><mi>A</mi><mo separator=\"true\">,</mo><mi>B</mi><mo stretchy=\"false\">)</mo><mo stretchy=\"false\">)</mo></mrow><annotation encoding=\"application/x-tex\">AB = \\overline{\\overline{(AB)}} = \\overline{\\overline{A\\cdot B}} = \\text{NAND}(\\text{NAND}(A,B))</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\">A</span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:1.4em;vertical-align:-0.25em;\"></span><span class=\"mord overline\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:1.15em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord overline\"><span class=\"vlist-t vlist-t2\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.95em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mopen\">(</span><span class=\"mord mathnormal\">A</span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span><span class=\"mclose\">)</span></span></span><span style=\"top:-3.87em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.25em;\"><span></span></span></span></span></span></span></span><span style=\"top:-4.07em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span><span class=\"vlist-s\">​</span></span><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.25em;\"><span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:1.0833em;\"></span><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:1.0833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord mathnormal\">A</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">⋅</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span></span></span><span style=\"top:-3.8033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span></span></span><span style=\"top:-4.0033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:1em;vertical-align:-0.25em;\"></span><span class=\"mord text\"><span class=\"mord\">NAND</span></span><span class=\"mopen\">(</span><span class=\"mord text\"><span class=\"mord\">NAND</span></span><span class=\"mopen\">(</span><span class=\"mord mathnormal\">A</span><span class=\"mpunct\">,</span><span class=\"mspace\" style=\"margin-right:0.1667em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span><span class=\"mclose\">))</span></span></span></span></span>.</li>\n<li>OR: <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>A</mi><mo>+</mo><mi>B</mi><mo>=</mo><mover accent=\"true\"><mover accent=\"true\"><mrow><mi>A</mi><mi>B</mi></mrow><mo stretchy=\"true\">‾</mo></mover><mo stretchy=\"true\">‾</mo></mover><mo>=</mo><mtext>NAND</mtext><mo stretchy=\"false\">(</mo><mtext>NAND</mtext><mo stretchy=\"false\">(</mo><mi>A</mi><mo stretchy=\"false\">)</mo><mo separator=\"true\">,</mo><mtext>NAND</mtext><mo stretchy=\"false\">(</mo><mi>B</mi><mo stretchy=\"false\">)</mo><mo stretchy=\"false\">)</mo></mrow><annotation encoding=\"application/x-tex\">A+B = \\overline{\\overline{AB}} = \\text{NAND}(\\text{NAND}(A),\\text{NAND}(B))</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.7667em;vertical-align:-0.0833em;\"></span><span class=\"mord mathnormal\">A</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">+</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:1.0833em;\"></span><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:1.0833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord mathnormal\">A</span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span></span></span><span style=\"top:-3.8033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span></span></span><span style=\"top:-4.0033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:1em;vertical-align:-0.25em;\"></span><span class=\"mord text\"><span class=\"mord\">NAND</span></span><span class=\"mopen\">(</span><span class=\"mord text\"><span class=\"mord\">NAND</span></span><span class=\"mopen\">(</span><span class=\"mord mathnormal\">A</span><span class=\"mclose\">)</span><span class=\"mpunct\">,</span><span class=\"mspace\" style=\"margin-right:0.1667em;\"></span><span class=\"mord text\"><span class=\"mord\">NAND</span></span><span class=\"mopen\">(</span><span class=\"mord mathnormal\" style=\"margin-right:0.05017em;\">B</span><span class=\"mclose\">))</span></span></span></span></span>.</li>\n</ul>\n<p>将基本的逻辑门映射到 NOR 门：</p>\n<ul>\n<li>AND:</li>\n<li>OR:</li>\n</ul>\n<h4 id=\"212-无传播延迟子电路-Fan-out-Free-Subcircuit\" style=\"position:relative;\">2.1.2. 无传播延迟子电路 Fan-out Free Subcircuit<a href=\"#212-%E6%97%A0%E4%BC%A0%E6%92%AD%E5%BB%B6%E8%BF%9F%E5%AD%90%E7%94%B5%E8%B7%AF-Fan-out-Free-Subcircuit\" aria-label=\"212 无传播延迟子电路 Fan out Free Subcircuit permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h4>\n<p><strong>传播延迟(fan-out)</strong>：一个逻辑门的输出连接到多个其他逻辑门的输入时，负载增加将导致的延迟增加。</p>\n<p><strong>无传播延迟子电路(fan-out free subcircuit)</strong>：寄存器的输出不直接连接到其他逻辑门的输入，而是通过一个专门的数据总线或信号线连接到其他部分。a circuit in which a single output cell drives only one other cell.</p>\n<p>TBD</p>\n<h2 id=\"3-集成电路-Integrated-Circuits\" style=\"position:relative;\">3. 集成电路 Integrated Circuits<a href=\"#3-%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF-Integrated-Circuits\" aria-label=\"3 集成电路 Integrated Circuits permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<p><strong>集成电路(integrated circuit)</strong>，即<strong>芯片(chip)</strong>，分为如下若干等级：</p>\n<ul>\n<li>小规模集成电路(small-scale integrated, SSI)：内含不到 10 个门；</li>\n<li>中等规模集成电路(medium-scale integrated, MSI)：内含 10 ~ 100 个门；</li>\n<li><strong>大规模集成电路(large-scale integrated, LSI)</strong>：内含成百上千个门；</li>\n<li><strong>超大规模集成电路(very large-scale integrated, VLSI)</strong>：内含成千上亿个门。</li>\n</ul>\n<h2 id=\"4-基本逻辑函数-Rudimentary-Logic-Functions\" style=\"position:relative;\">4. 基本逻辑函数 Rudimentary Logic Functions<a href=\"#4-%E5%9F%BA%E6%9C%AC%E9%80%BB%E8%BE%91%E5%87%BD%E6%95%B0-Rudimentary-Logic-Functions\" aria-label=\"4 基本逻辑函数 Rudimentary Logic Functions permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<p>四个初等组合逻辑函数：</p>\n<ul>\n<li><strong>定值函数(value-fixing function)</strong>：<span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mn>1</mn></mrow><annotation encoding=\"application/x-tex\">F=1</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">1</span></span></span></span></span> or <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mn>0</mn></mrow><annotation encoding=\"application/x-tex\">F=0</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">0</span></span></span></span></span>, no Boolean operator. 可以表示接电源或接地。</li>\n<li><strong>(transfering)</strong>：<span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mi>X</mi></mrow><annotation encoding=\"application/x-tex\">F=X</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span></span></span></span></span>, no Boolean operator.</li>\n<li><strong>(inverting)</strong>：<span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mover accent=\"true\"><mi>X</mi><mo stretchy=\"true\">‾</mo></mover></mrow><annotation encoding=\"application/x-tex\">F=\\overline{X}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.8833em;\"></span><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span></span></span><span style=\"top:-3.8033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span></span></span></span></span>, involves one logical gate.</li>\n<li><strong>使能函数(enabling function)</strong>：<span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mi>X</mi><mo>⋅</mo><mi>E</mi><mi>N</mi></mrow><annotation encoding=\"application/x-tex\">F=X\\cdot EN</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">⋅</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span></span></span> or <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mi>X</mi><mo>+</mo><mover accent=\"true\"><mrow><mi>E</mi><mi>N</mi></mrow><mo stretchy=\"true\">‾</mo></mover></mrow><annotation encoding=\"application/x-tex\">F=X+\\overline{EN}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.7667em;vertical-align:-0.0833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">+</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.8833em;\"></span><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span><span style=\"top:-3.8033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span></span></span></span></span>, involves one or two logic gates.这里 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mi>X</mi><mo>⋅</mo><mi>E</mi><mi>N</mi></mrow><annotation encoding=\"application/x-tex\">F=X\\cdot EN</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">⋅</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span></span></span> 在使能信号 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>E</mi><mi>N</mi></mrow><annotation encoding=\"application/x-tex\">EN</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span></span></span> 为 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>1</mn></mrow><annotation encoding=\"application/x-tex\">1</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">1</span></span></span></span></span> 是被激活，否则恒为 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>0</mn></mrow><annotation encoding=\"application/x-tex\">0</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">0</span></span></span></span></span>。<span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>F</mi><mo>=</mo><mi>X</mi><mo>+</mo><mover accent=\"true\"><mrow><mi>E</mi><mi>N</mi></mrow><mo stretchy=\"true\">‾</mo></mover></mrow><annotation encoding=\"application/x-tex\">F=X+\\overline{EN}</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.13889em;\">F</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span><span class=\"mrel\">=</span><span class=\"mspace\" style=\"margin-right:0.2778em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.7667em;vertical-align:-0.0833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.07847em;\">X</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span><span class=\"mbin\">+</span><span class=\"mspace\" style=\"margin-right:0.2222em;\"></span></span><span class=\"base\"><span class=\"strut\" style=\"height:0.8833em;\"></span><span class=\"mord overline\"><span class=\"vlist-t\"><span class=\"vlist-r\"><span class=\"vlist\" style=\"height:0.8833em;\"><span style=\"top:-3em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"mord\"><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span><span style=\"top:-3.8033em;\"><span class=\"pstrut\" style=\"height:3em;\"></span><span class=\"overline-line\" style=\"border-bottom-width:0.04em;\"></span></span></span></span></span></span></span></span></span></span> 同样需要使能信号 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mi>E</mi><mi>N</mi></mrow><annotation encoding=\"application/x-tex\">EN</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6833em;\"></span><span class=\"mord mathnormal\" style=\"margin-right:0.10903em;\">EN</span></span></span></span></span> 为 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>1</mn></mrow><annotation encoding=\"application/x-tex\">1</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">1</span></span></span></span></span> 来激活，但未激活时恒为 <span class=\"math math-inline\"><span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>1</mn></mrow><annotation encoding=\"application/x-tex\">1</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.6444em;\"></span><span class=\"mord\">1</span></span></span></span></span>。</li>\n</ul>\n<p>TBDTBDT BD</p>\n<p><details  class=\"callout callout-type-quote\"><summary>Useful Links</summary><div><p></p><ul>\n<li><a href=\"https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap03/\">Chap 3 Combinational Logic Design - Isshiki修's Notebook (isshikih.top)</a></li>\n</ul></div></details></p>","tableOfContents":"<ul>\n<li>\n<p><a href=\"#1-%E8%AE%BE%E8%AE%A1%E6%A6%82%E5%BF%B5%E4%B8%8E%E8%87%AA%E5%8A%A8%E5%8C%96-design-concepts-and-automation\">1. 设计概念与自动化 Design Concepts and Automation</a></p>\n<ul>\n<li><a href=\"#11-%E8%A1%A8%E7%A4%BA%E9%80%BB%E8%BE%91%E7%9A%84%E6%96%B9%E6%B3%95\">1.1. 表示逻辑的方法</a></li>\n<li><a href=\"#12-%E5%88%86%E5%B1%82%E8%AE%BE%E8%AE%A1-hierarchical-design\">1.2. 分层设计 Hierarchical Design</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#2-%E8%AE%BE%E8%AE%A1%E8%BF%87%E7%A8%8B-design-procedure\">2. 设计过程 Design Procedure</a></p>\n<ul>\n<li><a href=\"#21-%E5%B7%A5%E8%89%BA%E6%98%A0%E5%B0%84-technology-mapping\">2.1. 工艺映射 Technology Mapping</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#3-%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF-integrated-circuits\">3. 集成电路 Integrated Circuits</a></p>\n</li>\n<li>\n<p><a href=\"#4-%E5%9F%BA%E6%9C%AC%E9%80%BB%E8%BE%91%E5%87%BD%E6%95%B0-rudimentary-logic-functions\">4. 基本逻辑函数 Rudimentary Logic Functions</a></p>\n</li>\n</ul>","frontmatter":{"title":"Ch3 Combinational Logic Design","date":null,"description":null},"fields":{"cover":null,"slug":"/course/dd/note/3/","isDoc":true,"category":"[{\"name\":\"课程笔记\",\"to\":\"/course/\"}]","propsJson":null}},"previous":null,"next":null},"pageContext":{"id":"c6e4dedc-dd7f-5022-9faf-e7fae9d393ef","previousPostId":null,"nextPostId":null,"navJson":"[{\"slug\":\"/course/dd\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/index.md\",\"title\":\"Intro\"},{\"title\":\"Notes\",\"children\":[{\"slug\":\"/course/dd/note/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/1.md\",\"title\":\"Ch1 Digital Systems and Information\"},{\"slug\":\"/course/dd/note/2\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/2.md\",\"title\":\"Ch2 Combinational Logic Circuits\"},{\"slug\":\"/course/dd/note/3\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/3.md\",\"title\":\"Ch3 Combinational Logic Design\"}]},{\"title\":\"Tools & Tutorials\",\"children\":[{\"slug\":\"/course/dd/tool/logisim\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/logisim.md\",\"title\":\"Logisim Evolution\"},{\"slug\":\"/course/dd/tool/vivado\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/vivado.md\",\"title\":\"Vivado\"}]}]"}},"staticQueryHashes":[],"slicesMap":{}}