# RTL-design-of-Registers-on-the-bus
This project basically an introduction to Register transfer level design that how the data flow from one register to another over the single bus.
