Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Jun  8 03:48:27 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./report/apskmod_timing_routed.rpt
| Design            : apskmod
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (70)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (70)
--------------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.647        0.000                      0                  989        0.046        0.000                      0                  989        4.458        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.647        0.000                      0                  989        0.046        0.000                      0                  989        4.458        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.563ns (24.132%)  route 1.770ns (75.868%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.182     1.591    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/A1
    SLICE_X150Y460       RAMS64E (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.125     1.716 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/RAMS64E_B/O
                         net (fo=1, routed)           0.017     1.733    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/OB
    SLICE_X150Y460       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     1.793 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/F7.A/O
                         net (fo=1, routed)           0.000     1.793    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/O1
    SLICE_X150Y460       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.821 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/F8/O
                         net (fo=1, routed)           0.345     2.166    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4_n_0
    SLICE_X148Y460       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     2.314 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.049     2.363    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[5]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  7.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 k_reg_1324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_1324_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y456       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  k_reg_1324_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    regslice_both_modq_U/k_reg_1324_reg[0]
    SLICE_X147Y456       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  regslice_both_modq_U/k_reg_1324[0]_i_1/O
                         net (fo=1, routed)           0.016     0.110    regslice_both_modq_U_n_7
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X147Y456       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    k_reg_1324_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK



