TimeQuest Timing Analyzer report for part2
Sat Oct 06 17:00:41 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[2]'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Hold: 'KEY[1]'
 14. Slow Model Hold: 'KEY[2]'
 15. Slow Model Minimum Pulse Width: 'KEY[1]'
 16. Slow Model Minimum Pulse Width: 'KEY[2]'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'KEY[2]'
 25. Fast Model Setup: 'KEY[1]'
 26. Fast Model Hold: 'KEY[1]'
 27. Fast Model Hold: 'KEY[2]'
 28. Fast Model Minimum Pulse Width: 'KEY[1]'
 29. Fast Model Minimum Pulse Width: 'KEY[2]'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; part2                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] } ;
; KEY[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[2] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 98.04 MHz  ; 98.04 MHz       ; KEY[2]     ;                                                       ;
; 280.58 MHz ; 216.08 MHz      ; KEY[1]     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -9.200 ; -737.814      ;
; KEY[1] ; -2.564 ; -27.187       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.445 ; 0.000         ;
; KEY[2] ; 1.065 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.814 ; -58.371              ;
; KEY[2] ; -1.469 ; -127.335             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -9.200 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 10.236     ;
; -9.120 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 10.156     ;
; -9.007 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 10.046     ;
; -8.977 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 10.016     ;
; -8.946 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.982      ;
; -8.927 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.966      ;
; -8.923 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.962      ;
; -8.920 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.959      ;
; -8.897 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.936      ;
; -8.866 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.902      ;
; -8.843 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.882      ;
; -8.840 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.879      ;
; -8.786 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.822      ;
; -8.753 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.792      ;
; -8.723 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.762      ;
; -8.706 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.742      ;
; -8.696 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.735      ;
; -8.673 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.712      ;
; -8.669 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.708      ;
; -8.666 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.705      ;
; -8.645 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.984      ;
; -8.643 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.682      ;
; -8.626 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.662      ;
; -8.616 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.655      ;
; -8.614 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.030      ; 9.682      ;
; -8.598 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.637      ;
; -8.593 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.632      ;
; -8.589 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.628      ;
; -8.588 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.017      ; 9.643      ;
; -8.586 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.625      ;
; -8.584 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.030      ; 9.652      ;
; -8.571 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.027      ; 9.636      ;
; -8.565 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.904      ;
; -8.563 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.602      ;
; -8.559 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.038     ; 9.559      ;
; -8.557 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 9.572      ;
; -8.552 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.568      ;
; -8.546 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.002     ; 9.582      ;
; -8.529 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.038     ; 9.529      ;
; -8.527 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 9.542      ;
; -8.522 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.538      ;
; -8.518 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.557      ;
; -8.516 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.041     ; 9.513      ;
; -8.514 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.026     ; 9.526      ;
; -8.509 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.548      ;
; -8.509 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 9.522      ;
; -8.508 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.017      ; 9.563      ;
; -8.506 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.545      ;
; -8.504 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.030      ; 9.572      ;
; -8.492 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.831      ;
; -8.485 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.524      ;
; -8.454 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.470      ;
; -8.454 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.021     ; 9.471      ;
; -8.449 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.479      ;
; -8.449 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.038     ; 9.449      ;
; -8.447 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.477      ;
; -8.447 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 9.462      ;
; -8.442 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.481      ;
; -8.442 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.458      ;
; -8.433 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.472      ;
; -8.429 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.468      ;
; -8.426 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.465      ;
; -8.419 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.449      ;
; -8.417 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.447      ;
; -8.412 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.751      ;
; -8.406 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.011     ; 9.433      ;
; -8.405 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.444      ;
; -8.404 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.011     ; 9.431      ;
; -8.403 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.442      ;
; -8.391 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.730      ;
; -8.380 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.026     ; 9.392      ;
; -8.362 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.401      ;
; -8.353 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.392      ;
; -8.352 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 9.367      ;
; -8.351 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.367      ;
; -8.349 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.388      ;
; -8.346 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.385      ;
; -8.344 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.383      ;
; -8.339 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.369      ;
; -8.337 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.008     ; 9.367      ;
; -8.334 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.017      ; 9.389      ;
; -8.323 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.362      ;
; -8.322 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_7|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 9.337      ;
; -8.321 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 9.337      ;
; -8.317 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.019     ; 9.336      ;
; -8.317 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.018     ; 9.337      ;
; -8.311 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.301      ; 9.650      ;
; -8.309 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.026     ; 9.321      ;
; -8.308 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 9.321      ;
; -8.300 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.026     ; 9.312      ;
; -8.294 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.030      ; 9.362      ;
; -8.282 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.321      ;
; -8.280 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.075     ; 9.243      ;
; -8.277 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 9.241      ;
; -8.273 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.312      ;
; -8.269 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.308      ;
; -8.266 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.305      ;
; -8.264 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.001      ; 9.303      ;
; -8.258 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.019     ; 9.277      ;
; -8.258 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.018     ; 9.278      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -0.942 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.980      ;
; -0.903 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.941      ;
; -0.862 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.900      ;
; -0.829 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.867      ;
; -0.823 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.861      ;
; -0.749 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.787      ;
; -0.688 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.726      ;
; -0.687 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.725      ;
; -0.649 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.687      ;
; -0.285 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.544      ; 1.789      ;
; -0.281 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.544      ; 1.785      ;
; -0.279 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.544      ; 1.783      ;
; -0.260 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.544      ; 1.764      ;
; -0.257 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.544      ; 1.761      ;
; -0.257 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.295      ;
; -0.254 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.292      ;
; -0.217 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.255      ;
; -0.216 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.254      ;
; 0.132  ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.906      ;
; 0.307  ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.731      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.620 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.967 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.544      ; 1.761      ;
; 0.968 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.544      ; 1.764      ;
; 0.989 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.544      ; 1.783      ;
; 0.991 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.544      ; 1.785      ;
; 0.995 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.544      ; 1.789      ;
; 1.006 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.292      ;
; 1.009 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.295      ;
; 1.401 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.687      ;
; 1.439 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.725      ;
; 1.440 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.726      ;
; 1.501 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.787      ;
; 1.575 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.861      ;
; 1.581 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.867      ;
; 1.614 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.900      ;
; 1.655 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.941      ;
; 1.694 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.980      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[2]'                                                                                                                     ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 1.065 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.027      ; 1.378      ;
; 1.081 ; proc:processor|regn:reg_A|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 1.442      ;
; 1.119 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.027      ; 1.432      ;
; 1.133 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.026      ; 1.445      ;
; 1.233 ; proc:processor|regn:start|Q[7] ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 1.503      ;
; 1.249 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 1.528      ;
; 1.254 ; proc:processor|Tstep_Q.T3      ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.324     ; 1.216      ;
; 1.256 ; proc:processor|regn:reg_2|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.543      ;
; 1.259 ; proc:processor|regn:reg_3|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.546      ;
; 1.299 ; proc:processor|regn:reg_3|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.586      ;
; 1.302 ; proc:processor|regn:reg_2|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.589      ;
; 1.305 ; proc:processor|regn:reg_3|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.592      ;
; 1.329 ; proc:processor|Tstep_Q.T3      ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.043     ; 1.572      ;
; 1.419 ; proc:processor|regn:reg_2|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.078      ; 1.783      ;
; 1.436 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 1.797      ;
; 1.448 ; proc:processor|regn:reg_2|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.082      ; 1.816      ;
; 1.467 ; proc:processor|regn:reg_4|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.055     ; 1.698      ;
; 1.471 ; proc:processor|regn:reg_4|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.030      ; 1.787      ;
; 1.487 ; proc:processor|regn:reg_5|Q[8] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.018     ; 1.755      ;
; 1.497 ; proc:processor|regn:reg_4|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.022      ; 1.805      ;
; 1.548 ; proc:processor|regn:reg_4|Q[8] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.053      ; 1.887      ;
; 1.575 ; proc:processor|regn:reg_4|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.055     ; 1.806      ;
; 1.586 ; proc:processor|Tstep_Q.T0      ; proc:processor|regn:start|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 1.869      ;
; 1.586 ; proc:processor|Tstep_Q.T0      ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 1.869      ;
; 1.589 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.292      ; 2.167      ;
; 1.595 ; proc:processor|regn:reg_5|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.041     ; 1.840      ;
; 1.605 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.027      ; 1.918      ;
; 1.682 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 1.961      ;
; 1.762 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.041      ;
; 1.769 ; proc:processor|regn:reg_A|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.074      ; 2.129      ;
; 1.788 ; proc:processor|regn:start|Q[8] ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 2.058      ;
; 1.815 ; proc:processor|regn:start|Q[7] ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.297     ; 1.804      ;
; 1.842 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.121      ;
; 1.865 ; proc:processor|regn:reg_5|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.041     ; 2.110      ;
; 1.867 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 2.228      ;
; 1.886 ; proc:processor|regn:reg_6|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.038     ; 2.134      ;
; 1.888 ; proc:processor|regn:reg_5|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.042     ; 2.132      ;
; 1.889 ; proc:processor|regn:start|Q[8] ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.297     ; 1.878      ;
; 1.905 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.346      ; 2.537      ;
; 1.905 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.346      ; 2.537      ;
; 1.905 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.346      ; 2.537      ;
; 1.905 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.346      ; 2.537      ;
; 1.912 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.331      ; 2.529      ;
; 1.920 ; proc:processor|regn:reg_2|Q[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.083      ; 2.289      ;
; 1.922 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.201      ;
; 1.924 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.324      ; 2.534      ;
; 1.924 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.324      ; 2.534      ;
; 1.924 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.324      ; 2.534      ;
; 1.926 ; proc:processor|regn:reg_7|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.026      ; 2.238      ;
; 1.926 ; proc:processor|regn:reg_5|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.046     ; 2.166      ;
; 1.930 ; proc:processor|regn:reg_7|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.026      ; 2.242      ;
; 1.947 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 2.308      ;
; 1.952 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.026      ; 2.264      ;
; 1.954 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.051     ; 2.189      ;
; 1.991 ; proc:processor|regn:reg_7|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.025      ; 2.302      ;
; 2.002 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.281      ;
; 2.016 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.026      ; 2.328      ;
; 2.027 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 2.388      ;
; 2.031 ; proc:processor|regn:reg_A|Q[4] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 2.315      ;
; 2.044 ; proc:processor|regn:reg_1|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 2.375      ;
; 2.082 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 2.361      ;
; 2.088 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.330      ; 2.704      ;
; 2.091 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.292      ; 2.669      ;
; 2.094 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.292      ; 2.672      ;
; 2.105 ; proc:processor|regn:reg_5|Q[8] ; proc:processor|regn:reg_1|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.018     ; 2.373      ;
; 2.121 ; proc:processor|regn:reg_6|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.038     ; 2.369      ;
; 2.134 ; proc:processor|regn:reg_2|Q[5] ; proc:processor|regn:reg_2|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.420      ;
; 2.137 ; proc:processor|Tstep_Q.T1      ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.019     ; 2.404      ;
; 2.146 ; proc:processor|regn:reg_3|Q[1] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.432      ;
; 2.150 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.327      ; 2.763      ;
; 2.150 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.327      ; 2.763      ;
; 2.150 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.327      ; 2.763      ;
; 2.150 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.327      ; 2.763      ;
; 2.160 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_1|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.015     ; 2.431      ;
; 2.161 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_0|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 2.431      ;
; 2.161 ; proc:processor|regn:reg_1|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 2.492      ;
; 2.166 ; proc:processor|regn:reg_4|Q[8] ; proc:processor|regn:reg_1|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.053      ; 2.505      ;
; 2.167 ; proc:processor|regn:reg_0|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 2.498      ;
; 2.176 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_1|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.050      ; 2.512      ;
; 2.176 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_2|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.053     ; 2.409      ;
; 2.191 ; proc:processor|regn:reg_2|Q[3] ; proc:processor|regn:reg_2|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.477      ;
; 2.196 ; proc:processor|regn:reg_3|Q[6] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.482      ;
; 2.200 ; proc:processor|regn:reg_A|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.074      ; 2.560      ;
; 2.201 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.075      ; 2.562      ;
; 2.204 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_2|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.056     ; 2.434      ;
; 2.221 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_0|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.256      ; 2.763      ;
; 2.221 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_0|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.256      ; 2.763      ;
; 2.221 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_0|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.256      ; 2.763      ;
; 2.241 ; proc:processor|regn:reg_5|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.123     ; 2.404      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.244 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.225      ; 2.755      ;
; 2.246 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.019     ; 2.513      ;
; 2.247 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_4|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.533      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.155  ; 8.155  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.159  ; 8.159  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 8.174  ; 8.174  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.252  ; 8.252  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.182  ; 8.182  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 7.839  ; 7.839  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.178  ; 8.178  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.129  ; 8.129  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 11.092 ; 11.092 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.115 ; 10.115 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.501  ; 9.501  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.866  ; 9.866  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.411 ; 10.411 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 11.092 ; 11.092 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.186 ; 10.186 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.020 ; 10.020 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.725  ; 9.725  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.475  ; 9.475  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.306 ; 15.306 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 14.436 ; 14.436 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 13.943 ; 13.943 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.522 ; 14.522 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 14.595 ; 14.595 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 15.306 ; 15.306 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 14.549 ; 14.549 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 14.848 ; 14.848 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 14.919 ; 14.919 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 14.796 ; 14.796 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 9.363  ; 9.363  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 7.839  ; 7.839  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.155  ; 8.155  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.159  ; 8.159  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 8.174  ; 8.174  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.252  ; 8.252  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.182  ; 8.182  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 7.839  ; 7.839  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.178  ; 8.178  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.129  ; 8.129  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 9.475  ; 9.475  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.115 ; 10.115 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.501  ; 9.501  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.866  ; 9.866  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.411 ; 10.411 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 11.092 ; 11.092 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.186 ; 10.186 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.020 ; 10.020 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.725  ; 9.725  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.475  ; 9.475  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 7.756  ; 7.756  ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 8.230  ; 8.230  ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 7.805  ; 7.805  ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 8.433  ; 8.433  ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 8.438  ; 8.438  ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 9.281  ; 9.281  ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 8.387  ; 8.387  ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 8.574  ; 8.574  ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 8.236  ; 8.236  ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 8.557  ; 8.557  ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 7.756  ; 7.756  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -2.814 ; -213.516      ;
; KEY[1] ; -0.979 ; -8.811        ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.215 ; 0.000         ;
; KEY[2] ; 0.391 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.423 ; -46.066              ;
; KEY[2] ; -1.222 ; -104.222             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.814 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.839      ;
; -2.779 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.804      ;
; -2.749 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.774      ;
; -2.725 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.750      ;
; -2.723 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.748      ;
; -2.714 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.739      ;
; -2.707 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.732      ;
; -2.690 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.715      ;
; -2.688 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.713      ;
; -2.685 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.710      ;
; -2.672 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.697      ;
; -2.650 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.675      ;
; -2.648 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.673      ;
; -2.620 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.645      ;
; -2.619 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.644      ;
; -2.616 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.758      ;
; -2.615 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.640      ;
; -2.613 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.638      ;
; -2.596 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.621      ;
; -2.594 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.619      ;
; -2.589 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.004      ; 3.625      ;
; -2.585 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.610      ;
; -2.584 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.609      ;
; -2.581 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.723      ;
; -2.580 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.605      ;
; -2.579 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 3.625      ;
; -2.578 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.603      ;
; -2.570 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.595      ;
; -2.562 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.571      ;
; -2.562 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.571      ;
; -2.561 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.586      ;
; -2.559 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.584      ;
; -2.556 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.004     ; 3.584      ;
; -2.555 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.593      ;
; -2.554 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.004      ; 3.590      ;
; -2.553 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 3.599      ;
; -2.550 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.589      ;
; -2.550 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.575      ;
; -2.550 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.559      ;
; -2.550 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.559      ;
; -2.543 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.568      ;
; -2.537 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.679      ;
; -2.535 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.560      ;
; -2.530 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.004     ; 3.558      ;
; -2.529 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.567      ;
; -2.527 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.552      ;
; -2.526 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.551      ;
; -2.524 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 3.570      ;
; -2.524 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.563      ;
; -2.524 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.549      ;
; -2.524 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.533      ;
; -2.524 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.533      ;
; -2.523 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.546      ;
; -2.520 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.543      ;
; -2.520 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.529      ;
; -2.520 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.529      ;
; -2.519 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.544      ;
; -2.515 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.540      ;
; -2.508 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.533      ;
; -2.502 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.644      ;
; -2.501 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.054     ; 3.479      ;
; -2.501 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.004     ; 3.529      ;
; -2.500 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.538      ;
; -2.499 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.054     ; 3.477      ;
; -2.498 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 3.544      ;
; -2.497 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.520      ;
; -2.495 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.534      ;
; -2.494 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.517      ;
; -2.492 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.517      ;
; -2.491 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.516      ;
; -2.490 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.515      ;
; -2.489 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.514      ;
; -2.487 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.629      ;
; -2.484 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.509      ;
; -2.480 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.505      ;
; -2.475 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_0|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.004     ; 3.503      ;
; -2.475 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.054     ; 3.453      ;
; -2.474 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.013      ; 3.519      ;
; -2.474 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.512      ;
; -2.473 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.498      ;
; -2.473 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.482      ;
; -2.473 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_7|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.482      ;
; -2.473 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.054     ; 3.451      ;
; -2.469 ; proc:processor|Tstep_Q.T3      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.022     ; 3.479      ;
; -2.469 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.508      ;
; -2.468 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.491      ;
; -2.465 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.009     ; 3.488      ;
; -2.464 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.502      ;
; -2.462 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.501      ;
; -2.460 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.004      ; 3.496      ;
; -2.458 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_1|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.004     ; 3.486      ;
; -2.455 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.480      ;
; -2.454 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.479      ;
; -2.453 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_7|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.006      ; 3.491      ;
; -2.452 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.110      ; 3.594      ;
; -2.451 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.490      ;
; -2.450 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.013      ; 3.495      ;
; -2.449 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.474      ;
; -2.446 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.054     ; 3.424      ;
; -2.445 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.007     ; 3.470      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; 0.244  ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.788      ;
; 0.255  ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.777      ;
; 0.279  ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.753      ;
; 0.290  ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.742      ;
; 0.296  ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.736      ;
; 0.331  ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.701      ;
; 0.373  ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.659      ;
; 0.374  ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.658      ;
; 0.384  ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.648      ;
; 0.513  ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.518      ;
; 0.519  ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.513      ;
; 0.522  ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.265      ; 0.742      ;
; 0.524  ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.508      ;
; 0.525  ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.265      ; 0.739      ;
; 0.528  ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.265      ; 0.736      ;
; 0.538  ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.265      ; 0.726      ;
; 0.540  ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.265      ; 0.724      ;
; 0.642  ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.390      ;
; 0.665  ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.321 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.265      ; 0.724      ;
; 0.323 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.265      ; 0.726      ;
; 0.333 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.265      ; 0.736      ;
; 0.336 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.265      ; 0.739      ;
; 0.339 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.265      ; 0.742      ;
; 0.356 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.519      ;
; 0.496 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.506 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.659      ;
; 0.549 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.701      ;
; 0.584 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.736      ;
; 0.590 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.742      ;
; 0.601 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.753      ;
; 0.625 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.777      ;
; 0.636 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.788      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[2]'                                                                                                                     ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; proc:processor|regn:reg_A|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 0.590      ;
; 0.432 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.604      ;
; 0.441 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.613      ;
; 0.447 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.619      ;
; 0.457 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.605      ;
; 0.466 ; proc:processor|regn:start|Q[7] ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 0.607      ;
; 0.495 ; proc:processor|regn:reg_2|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; proc:processor|regn:reg_3|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.499 ; proc:processor|Tstep_Q.T3      ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.132     ; 0.519      ;
; 0.502 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 0.701      ;
; 0.506 ; proc:processor|regn:reg_3|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; proc:processor|regn:reg_2|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; proc:processor|Tstep_Q.T3      ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.026     ; 0.634      ;
; 0.511 ; proc:processor|regn:reg_3|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.536 ; proc:processor|regn:reg_2|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.046      ; 0.734      ;
; 0.564 ; proc:processor|regn:reg_2|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.051      ; 0.767      ;
; 0.583 ; proc:processor|regn:reg_5|Q[8] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.008     ; 0.727      ;
; 0.591 ; proc:processor|regn:reg_4|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 0.758      ;
; 0.597 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.745      ;
; 0.607 ; proc:processor|regn:reg_4|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.031     ; 0.728      ;
; 0.608 ; proc:processor|regn:reg_4|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.750      ;
; 0.612 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.784      ;
; 0.618 ; proc:processor|regn:reg_5|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 0.754      ;
; 0.632 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.780      ;
; 0.636 ; proc:processor|regn:reg_A|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.039      ; 0.827      ;
; 0.641 ; proc:processor|regn:reg_4|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.031     ; 0.762      ;
; 0.642 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 0.841      ;
; 0.654 ; proc:processor|regn:reg_4|Q[8] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.804      ;
; 0.667 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.815      ;
; 0.677 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 0.876      ;
; 0.680 ; proc:processor|regn:start|Q[7] ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.117     ; 0.715      ;
; 0.682 ; proc:processor|regn:start|Q[8] ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 0.823      ;
; 0.688 ; proc:processor|Tstep_Q.T0      ; proc:processor|regn:start|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.840      ;
; 0.688 ; proc:processor|Tstep_Q.T0      ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.840      ;
; 0.702 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.850      ;
; 0.711 ; proc:processor|regn:start|Q[8] ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.117     ; 0.746      ;
; 0.712 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 0.911      ;
; 0.720 ; proc:processor|regn:reg_5|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 0.856      ;
; 0.720 ; proc:processor|regn:reg_7|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.892      ;
; 0.726 ; proc:processor|regn:reg_7|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.898      ;
; 0.727 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.108      ; 0.987      ;
; 0.729 ; proc:processor|regn:reg_2|Q[0] ; proc:processor|regn:reg_A|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.051      ; 0.932      ;
; 0.732 ; proc:processor|regn:reg_6|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 0.868      ;
; 0.737 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.885      ;
; 0.739 ; proc:processor|regn:reg_7|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.911      ;
; 0.741 ; proc:processor|regn:reg_5|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 0.877      ;
; 0.745 ; proc:processor|regn:reg_5|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.021     ; 0.876      ;
; 0.747 ; proc:processor|regn:reg_A|Q[4] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 0.900      ;
; 0.767 ; proc:processor|regn:reg_6|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 0.903      ;
; 0.772 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.920      ;
; 0.776 ; proc:processor|regn:reg_A|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.039      ; 0.967      ;
; 0.787 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.959      ;
; 0.792 ; proc:processor|regn:reg_2|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.051      ; 0.995      ;
; 0.798 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.020      ; 0.970      ;
; 0.806 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 1.005      ;
; 0.809 ; proc:processor|regn:reg_1|Q[1] ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 0.962      ;
; 0.825 ; proc:processor|regn:reg_4|Q[0] ; proc:processor|regn:reg_1|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.028      ; 1.005      ;
; 0.828 ; proc:processor|Tstep_Q.T1      ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 0.969      ;
; 0.831 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_A|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.053     ; 0.930      ;
; 0.832 ; proc:processor|regn:reg_5|Q[8] ; proc:processor|regn:reg_1|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.008     ; 0.976      ;
; 0.836 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_0|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.019      ; 1.007      ;
; 0.841 ; proc:processor|regn:reg_2|Q[5] ; proc:processor|regn:reg_2|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.993      ;
; 0.841 ; proc:processor|regn:reg_A|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 1.040      ;
; 0.846 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 1.002      ;
; 0.847 ; proc:processor|regn:reg_1|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.000      ;
; 0.847 ; proc:processor|regn:reg_0|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.000      ;
; 0.850 ; proc:processor|regn:reg_4|Q[6] ; proc:processor|regn:reg_2|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.031     ; 0.971      ;
; 0.851 ; proc:processor|regn:reg_3|Q[1] ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.003      ;
; 0.858 ; proc:processor|regn:reg_2|Q[3] ; proc:processor|regn:reg_2|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.010      ;
; 0.858 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.122      ; 1.132      ;
; 0.859 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.130      ; 1.141      ;
; 0.859 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.130      ; 1.141      ;
; 0.859 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.130      ; 1.141      ;
; 0.859 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.130      ; 1.141      ;
; 0.861 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.120      ; 1.133      ;
; 0.861 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.120      ; 1.133      ;
; 0.861 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.120      ; 1.133      ;
; 0.863 ; proc:processor|regn:reg_3|Q[6] ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.015      ;
; 0.866 ; proc:processor|regn:reg_6|Q[6] ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 1.002      ;
; 0.866 ; proc:processor|regn:reg_A|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 1.014      ;
; 0.868 ; proc:processor|regn:reg_A|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 1.016      ;
; 0.875 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_1|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 1.016      ;
; 0.875 ; proc:processor|regn:reg_4|Q[7] ; proc:processor|regn:reg_0|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.011     ; 1.016      ;
; 0.880 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_3|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.131      ; 1.163      ;
; 0.881 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 1.037      ;
; 0.883 ; proc:processor|regn:reg_6|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.057     ; 0.978      ;
; 0.883 ; proc:processor|regn:reg_5|Q[3] ; proc:processor|regn:reg_A|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.067     ; 0.968      ;
; 0.884 ; proc:processor|regn:reg_6|Q[0] ; proc:processor|regn:reg_3|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.016     ; 1.020      ;
; 0.885 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.108      ; 1.145      ;
; 0.885 ; proc:processor|regn:reg_7|Q[4] ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 1.052      ;
; 0.885 ; proc:processor|regn:reg_A|Q[4] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.038      ;
; 0.886 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.108      ; 1.146      ;
; 0.887 ; proc:processor|regn:reg_A|Q[1] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 1.035      ;
; 0.888 ; proc:processor|regn:reg_3|Q[2] ; proc:processor|regn:reg_1|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.008      ; 1.048      ;
; 0.891 ; proc:processor|Tstep_Q.T0      ; proc:processor|Tstep_Q.T1      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.117      ; 1.160      ;
; 0.894 ; proc:processor|regn:reg_4|Q[1] ; proc:processor|regn:reg_6|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.036      ; 1.082      ;
; 0.896 ; proc:processor|regn:reg_3|Q[2] ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.016      ; 1.064      ;
; 0.898 ; proc:processor|regn:reg_7|Q[2] ; proc:processor|regn:reg_A|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 1.041      ;
; 0.899 ; proc:processor|regn:reg_7|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.031     ; 1.020      ;
; 0.901 ; proc:processor|regn:reg_3|Q[5] ; proc:processor|regn:reg_A|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.057     ; 0.996      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 3.956 ; 3.956 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.836 ; 3.836 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.956 ; 3.956 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.853 ; 3.853 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.904 ; 3.904 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.852 ; 3.852 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 3.712 ; 3.712 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.862 ; 3.862 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.818 ; 3.818 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.526 ; 4.526 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.308 ; 4.308 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.494 ; 4.494 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.692 ; 4.692 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.596 ; 4.596 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.450 ; 4.450 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.295 ; 4.295 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 6.449 ; 6.449 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 6.118 ; 6.118 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 5.897 ; 5.897 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 6.165 ; 6.165 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 6.182 ; 6.182 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 6.449 ; 6.449 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 6.142 ; 6.142 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 6.288 ; 6.288 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 6.295 ; 6.295 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 6.179 ; 6.179 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 4.256 ; 4.256 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 3.712 ; 3.712 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.836 ; 3.836 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.956 ; 3.956 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.853 ; 3.853 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.904 ; 3.904 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.852 ; 3.852 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 3.712 ; 3.712 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.862 ; 3.862 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.818 ; 3.818 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.295 ; 4.295 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.526 ; 4.526 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.308 ; 4.308 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.494 ; 4.494 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.692 ; 4.692 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.596 ; 4.596 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.450 ; 4.450 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.295 ; 4.295 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.634 ; 3.634 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 3.823 ; 3.823 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.665 ; 3.665 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 3.912 ; 3.912 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 3.908 ; 3.908 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.258 ; 4.258 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 3.890 ; 3.890 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 3.967 ; 3.967 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 3.925 ; 3.925 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.930 ; 3.930 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.634 ; 3.634 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.200   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  KEY[1]          ; -2.564   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  KEY[2]          ; -9.200   ; 0.391 ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -765.001 ; 0.0   ; 0.0      ; 0.0     ; -185.706            ;
;  KEY[1]          ; -27.187  ; 0.000 ; N/A      ; N/A     ; -58.371             ;
;  KEY[2]          ; -737.814 ; 0.000 ; N/A      ; N/A     ; -127.335            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 8.155  ; 8.155  ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 8.159  ; 8.159  ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 8.174  ; 8.174  ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 8.252  ; 8.252  ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 8.182  ; 8.182  ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 7.839  ; 7.839  ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 8.178  ; 8.178  ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 8.129  ; 8.129  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 11.092 ; 11.092 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.115 ; 10.115 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.501  ; 9.501  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.866  ; 9.866  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.411 ; 10.411 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 11.092 ; 11.092 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.186 ; 10.186 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.020 ; 10.020 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.725  ; 9.725  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.475  ; 9.475  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.306 ; 15.306 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 14.436 ; 14.436 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 13.943 ; 13.943 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.522 ; 14.522 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 14.595 ; 14.595 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 15.306 ; 15.306 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 14.549 ; 14.549 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 14.848 ; 14.848 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 14.919 ; 14.919 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 14.796 ; 14.796 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 9.363  ; 9.363  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Debug[*]  ; KEY[1]     ; 3.712 ; 3.712 ; Rise       ; KEY[1]          ;
;  Debug[0] ; KEY[1]     ; 3.833 ; 3.833 ; Rise       ; KEY[1]          ;
;  Debug[1] ; KEY[1]     ; 3.836 ; 3.836 ; Rise       ; KEY[1]          ;
;  Debug[2] ; KEY[1]     ; 3.956 ; 3.956 ; Rise       ; KEY[1]          ;
;  Debug[3] ; KEY[1]     ; 3.853 ; 3.853 ; Rise       ; KEY[1]          ;
;  Debug[4] ; KEY[1]     ; 3.904 ; 3.904 ; Rise       ; KEY[1]          ;
;  Debug[5] ; KEY[1]     ; 3.852 ; 3.852 ; Rise       ; KEY[1]          ;
;  Debug[6] ; KEY[1]     ; 3.712 ; 3.712 ; Rise       ; KEY[1]          ;
;  Debug[7] ; KEY[1]     ; 3.862 ; 3.862 ; Rise       ; KEY[1]          ;
;  Debug[8] ; KEY[1]     ; 3.818 ; 3.818 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.295 ; 4.295 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.526 ; 4.526 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.308 ; 4.308 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.494 ; 4.494 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.692 ; 4.692 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.596 ; 4.596 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.450 ; 4.450 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.295 ; 4.295 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.634 ; 3.634 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 3.823 ; 3.823 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.665 ; 3.665 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 3.912 ; 3.912 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 3.908 ; 3.908 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.258 ; 4.258 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 3.890 ; 3.890 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 3.967 ; 3.967 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 3.925 ; 3.925 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.930 ; 3.930 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.634 ; 3.634 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 212647   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 212647   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Oct 06 17:00:31 2018
Info: Command: quartus_sta part2 -c part2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name KEY[2] KEY[2]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.200
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.200      -737.814 KEY[2] 
    Info (332119):    -2.564       -27.187 KEY[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[1] 
    Info (332119):     1.065         0.000 KEY[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814       -58.371 KEY[1] 
    Info (332119):    -1.469      -127.335 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.814      -213.516 KEY[2] 
    Info (332119):    -0.979        -8.811 KEY[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 KEY[1] 
    Info (332119):     0.391         0.000 KEY[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -46.066 KEY[1] 
    Info (332119):    -1.222      -104.222 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Sat Oct 06 17:00:41 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:01


