<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri May 24 13:27:12 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="buildup" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="External_Ports_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_5" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Hall_effect_sensor_0" SIGIS="undef" SIGNAME="External_Ports_Hall_effect_sensor_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_0" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Hall_effect_sensor_1" SIGIS="undef" SIGNAME="External_Ports_Hall_effect_sensor_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_1" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
        <CONNECTION INSTANCE="spi_sub_0" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_8" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_9" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_0" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_1" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_2" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_3" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_4" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_5" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_6" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_7" PORT="clk"/>
        <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="clk"/>
        <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="clk"/>
        <CONNECTION INSTANCE="block_encoder_pan_0" PORT="clk"/>
        <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_a_pan" SIGIS="undef" SIGNAME="External_Ports_encoder_a_pan">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_3" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_a_tilt" SIGIS="undef" SIGNAME="External_Ports_encoder_a_tilt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_7" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_b_pan" SIGIS="undef" SIGNAME="External_Ports_encoder_b_pan">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_2" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="encoder_b_tilt" SIGIS="undef" SIGNAME="External_Ports_encoder_b_tilt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_6" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="miso" SIGIS="undef" SIGNAME="spi_sub_0_MISO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spi_sub_0" PORT="MISO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mosi" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_mosi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_4" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_pan_ccw" SIGIS="undef" SIGNAME="AND_gate_1_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AND_gate_1" PORT="C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_pan_cw" SIGIS="undef" SIGNAME="AND_gate_0_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AND_gate_0" PORT="C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_tilt_ccw" SIGIS="undef" SIGNAME="AND_gate_3_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AND_gate_3" PORT="C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_tilt_cw" SIGIS="undef" SIGNAME="AND_gate_2_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AND_gate_2" PORT="C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_9" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_8" PORT="D"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_0" HWVERSION="1.0" INSTANCE="AND_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_AND_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="pwm_pan_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_pan" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_0_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_pan_cw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_1" HWVERSION="1.0" INSTANCE="AND_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_AND_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="pwm_pan_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_pan" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_1_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_pan_ccw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_2" HWVERSION="1.0" INSTANCE="AND_gate_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_AND_gate_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="pwm_tilt_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_tilt" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_2_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_tilt_cw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_3" HWVERSION="1.0" INSTANCE="AND_gate_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_AND_gate_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="pwm_tilt_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_tilt" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_1_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_3_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_tilt_ccw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/Always_true" HWVERSION="1.1" INSTANCE="Always_true" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Always_true_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_1" PORT="en"/>
            <CONNECTION INSTANCE="block_encoder_pan_0" PORT="enable"/>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Falling_edge_detector_0" HWVERSION="1.0" INSTANCE="Falling_edge_detector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Falling_edge_detector" VLNV="xilinx.com:module_ref:Falling_edge_detector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_Falling_edge_detector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="synchronizer_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_8" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="Falling_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="SCLK_falling"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NOT_gate_0" HWVERSION="1.0" INSTANCE="NOT_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NOT_gate" VLNV="xilinx.com:module_ref:NOT_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_NOT_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NOT_gate_1" HWVERSION="1.0" INSTANCE="NOT_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NOT_gate" VLNV="xilinx.com:module_ref:NOT_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_NOT_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_1_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_3" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Rising_edge_detector_0" HWVERSION="1.0" INSTANCE="Rising_edge_detector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Rising_edge_detector" VLNV="xilinx.com:module_ref:Rising_edge_detector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_Rising_edge_detector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="synchronizer_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_8" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="Rising_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="SCLK_rising"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/block_encoder_pan_0" HWVERSION="1.0" INSTANCE="block_encoder_pan_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="block_encoder" VLNV="xilinx.com:user:block_encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_block_encoder_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="Always_true_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Always_true" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_a" SIGIS="undef" SIGNAME="synchronizer_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_b" SIGIS="undef" SIGNAME="synchronizer_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="pulse_cnt" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_pan_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="synchronizer_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/block_encoder_tilt_0" HWVERSION="1.0" INSTANCE="block_encoder_tilt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="block_encoder" VLNV="xilinx.com:user:block_encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="buildup_block_encoder_pan_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="Always_true_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Always_true" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_a" SIGIS="undef" SIGNAME="synchronizer_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_6" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encoder_b" SIGIS="undef" SIGNAME="synchronizer_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_7" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="pulse_cnt" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_tilt_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="synchronizer_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/counter_1" HWVERSION="1.0" INSTANCE="counter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_counter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_1_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_pan" PORT="cnt"/>
            <CONNECTION INSTANCE="pwm_tilt" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="Always_true_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Always_true" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="synchronizer_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_pan" HWVERSION="1.0" INSTANCE="pwm_pan" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_gen" VLNV="xilinx.com:module_ref:pwm_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_pwm_gen_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_1_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_1" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_pan_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="A"/>
            <CONNECTION INSTANCE="AND_gate_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_tilt" HWVERSION="1.0" INSTANCE="pwm_tilt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_gen" VLNV="xilinx.com:module_ref:pwm_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_pwm_gen_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_1_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_1" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_tilt_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_2" PORT="A"/>
            <CONNECTION INSTANCE="AND_gate_3" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/spi_sub_0" HWVERSION="1.0" INSTANCE="spi_sub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="spi_sub" VLNV="xilinx.com:module_ref:spi_sub:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_spi_sub_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="synchronizer_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_5" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MISO" SIGIS="undef" SIGNAME="spi_sub_0_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MOSI" SIGIS="undef" SIGNAME="synchronizer_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK_falling" SIGIS="undef" SIGNAME="Falling_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK_rising" SIGIS="undef" SIGNAME="Rising_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="spi_sub_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="synchronizer_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_9" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_0" HWVERSION="1.0" INSTANCE="synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_Hall_effect_sensor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Hall_effect_sensor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_1" HWVERSION="1.0" INSTANCE="synchronizer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_Hall_effect_sensor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Hall_effect_sensor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_2" HWVERSION="1.0" INSTANCE="synchronizer_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_encoder_b_pan">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_b_pan"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_pan_0" PORT="encoder_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_3" HWVERSION="1.0" INSTANCE="synchronizer_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_encoder_a_pan">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_a_pan"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_pan_0" PORT="encoder_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_4" HWVERSION="1.0" INSTANCE="synchronizer_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_5" HWVERSION="1.0" INSTANCE="synchronizer_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_6" HWVERSION="1.0" INSTANCE="synchronizer_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_encoder_b_tilt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_b_tilt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="encoder_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_7" HWVERSION="1.0" INSTANCE="synchronizer_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_encoder_a_tilt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_a_tilt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="encoder_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_8" HWVERSION="1.0" INSTANCE="synchronizer_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_8_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="D"/>
            <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_9" HWVERSION="1.0" INSTANCE="synchronizer_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_synchronizer_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_9_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_1" PORT="rst"/>
            <CONNECTION INSTANCE="spi_sub_0" PORT="rst"/>
            <CONNECTION INSTANCE="block_encoder_pan_0" PORT="rst"/>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="9"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="9"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="dout_width" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="synchronizer_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_pan_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_pan_0" PORT="pulse_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_tilt_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="pulse_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="spi_sub_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_tilt" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="spi_sub_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_pan" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="16"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="spi_sub_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_2" PORT="B"/>
            <CONNECTION INSTANCE="NOT_gate_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="17"/>
        <PARAMETER NAME="DIN_TO" VALUE="17"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlslice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="spi_sub_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi_sub_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="B"/>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="buildup_xlslice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="block_encoder_tilt_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_encoder_tilt_0" PORT="pulse_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
