---
layout: page
permalink: /research/
title: Research
---

<!-- Describe your research interests here. -->

<!-- <h2>Publications</h2>
<ul>
	<li>
		<b>"Paper title #1"</b><br>
		<i>List of authors</i><br>
		Conference, Year<br>
		<a href=""><div class="color-button">pdf</div></a><a href=""><div class="color-button">cite</div></a><a href=""><div class="color-button">code</div></a>
	</li><br>
	<li>
		<b>"Paper title #1"</b><br>
		<i>List of authors</i><br>
		Conference, Year<br>
		<a href=""><div class="color-button">pdf</div></a><a href=""><div class="color-button">cite</div></a><a href=""><div class="color-button">code</div></a>
	</li><br>
</ul> -->

<h2>Research Projects</h2>
<ul>
	<li>
    <b>Optimizing L2 instruction cache for Datacenter Applications</b><br>
    MS Thesis<br>
    <i><a href="https://www.cse.iitb.ac.in/~biswa/">Prof. Biswabandan Panda</a>, IIT Bombay</i><br>
    
	<ul style="margin-top: 10px; margin-left: 20px;">
		<li><strong>Objective</strong>: My work focuses on optimizing L2 instruction cache to mitigate bottlenecks caused by large code working sets in datacenter applications</li>
		<li><strong>Current work</strong>: Designed and implemented a high-performance L2 cache replacement policy \textbf{ICARUS} which leverages instruction criticality and reuse</li>
		<li><strong>Future work</strong>: Investigating the interaction between cache replacement policies and instruction prefetching to further boost performance for datacenter applications</li>
	</ul>
    
    <!-- <a href=""><div class="color-button">report</div></a><a href=""><div class="color-button">code</div></a> -->
   </li>
   <br>

  <li>
    <b>Instruction Prefetching for Datacenter Applications</b><br>
    Research Internship, <i> 
    <a href="https://www.ditec.um.es/caps/">CAPS Group, Computer Engineering Department (DITEC), University of Murcia</a></i> <br>
    <i> 
    <a href="https://webs.um.es/aros/">Prof. Alberto Ros</a>, University of Murcia</i><br>
    
    <ul style="margin-top: 10px; margin-left: 20px;">
        <li><strong>Project:</strong> Instruction prefetching for datacenter applications</li>
        <li><strong>Work:</strong> Implemented and enhanced the Entangling Instruction Prefetcher (EIP) in the Gem5 simulator, incorporating wrong-path instruction handling for datacenter benchmarks and conducted comprehensive performance analysis</li>
        <li><strong>Impact:</strong> Demonstrated EIP's improved effectiveness with wrong-path instruction support, validating its robustness for complex datacenter applications</li>
        <li><strong>Tools:</strong> Gem5 simulator, C++, Python</li>
    </ul>
    
    <!-- <a href=""><div class="color-button">report</div></a><a href=""><div class="color-button">code</div></a> -->
  </li><br>
	<!-- <li>
		<b>Project title</b><br>
		University, Duration<br>
		<i>Other details such as advisor's name may go here</i><br>
		<a href=""><div class="color-button">report</div></a><a href=""><div class="color-button">code</div></a>
	</li><br> -->
</ul>

<!-- <h2>Research Implementations</h2>
<ul>
	<li>
		<b>Title #1</b>: Brief description of this research implementation.<br>
		<a href=""><div class="color-button">paper</div></a><a href=""><div class="color-button">report</div></a><a href=""><div class="color-button">code</div></a>
	</li><br>
	<li>
		<b>Title #2</b>: Brief description of this research implementation.<br>
		<a href=""><div class="color-button">paper</div></a><a href=""><div class="color-button">report</div></a><a href=""><div class="color-button">code</div></a>
	</li><br>
</ul> -->