# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ImageEqualizer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/Testbenches {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/Testbenches/tb_ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:22 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/Testbenches" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/Testbenches/tb_ALU.sv 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 20:06:22 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/xor_A.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:22 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/xor_A.sv 
# -- Compiling module xor_A
# 
# Top level modules:
# 	xor_A
# End time: 20:06:22 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/right_shift_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/right_shift_logic.sv 
# -- Compiling module right_shift_logic
# 
# Top level modules:
# 	right_shift_logic
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/right_shift_arithmetic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/right_shift_arithmetic.sv 
# -- Compiling module right_shift_arithmetic
# 
# Top level modules:
# 	right_shift_arithmetic
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/or_A.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/or_A.sv 
# -- Compiling module or_A
# 
# Top level modules:
# 	or_A
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/not_A.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/not_A.sv 
# -- Compiling module not_A
# 
# Top level modules:
# 	not_A
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/mux_Sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/mux_Sumador.sv 
# -- Compiling module mux_Sumador
# 
# Top level modules:
# 	mux_Sumador
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/mux_ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/mux_ALU.sv 
# -- Compiling module mux_ALU
# 
# Top level modules:
# 	mux_ALU
# End time: 20:06:23 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/left_shift_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:23 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/left_shift_logic.sv 
# -- Compiling module left_shift_logic
# 
# Top level modules:
# 	left_shift_logic
# End time: 20:06:24 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/left_shift_arithmetic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:24 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/left_shift_arithmetic.sv 
# -- Compiling module left_shift_arithmetic
# 
# Top level modules:
# 	left_shift_arithmetic
# End time: 20:06:24 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/flags.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:24 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/flags.sv 
# -- Compiling module flags
# 
# Top level modules:
# 	flags
# End time: 20:06:24 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/and_A.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:24 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/and_A.sv 
# -- Compiling module and_A
# 
# Top level modules:
# 	and_A
# End time: 20:06:24 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU {C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:24 on Sep 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU" C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv 
# -- Compiling module ALU_N_bits
# 
# Top level modules:
# 	ALU_N_bits
# End time: 20:06:24 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ALU_N_bits
# vsim work.ALU_N_bits 
# Start time: 20:06:27 on Sep 11,2019
# Loading sv_std.std
# Loading work.ALU_N_bits
# Loading work.mux_Sumador
# Loading work.sumador
# Loading work.and_A
# Loading work.or_A
# Loading work.xor_A
# Loading work.not_A
# Loading work.left_shift_arithmetic
# Loading work.right_shift_arithmetic
# Loading work.left_shift_logic
# Loading work.right_shift_logic
# Loading work.mux_ALU
# Loading work.flags
# ** Warning: (vsim-3839) C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv(21): Variable '/ALU_N_bits/Flags', driven via a port connection, is multiply driven. See C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_N_bits File: C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv
vsim work.tb_ALU
# End time: 20:06:39 on Sep 11,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
# vsim work.tb_ALU 
# Start time: 20:06:39 on Sep 11,2019
# Loading sv_std.std
# Loading work.tb_ALU
# Loading work.ALU_N_bits
# Loading work.mux_Sumador
# Loading work.sumador
# Loading work.and_A
# Loading work.or_A
# Loading work.xor_A
# Loading work.not_A
# Loading work.left_shift_arithmetic
# Loading work.right_shift_arithmetic
# Loading work.left_shift_logic
# Loading work.right_shift_logic
# Loading work.mux_ALU
# Loading work.flags
# ** Warning: (vsim-3839) C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv(21): Variable '/tb_ALU/dut/Flags', driven via a port connection, is multiply driven. See C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_ALU/dut File: C:/Users/alecastrillo/Desktop/ArquiProyectoI/ARM/ALU/ALU_N_bits.sv
add wave -position end  sim:/tb_ALU/A
add wave -position end  sim:/tb_ALU/ALUControl
add wave -position end  sim:/tb_ALU/B
add wave -position end  sim:/tb_ALU/RESULT
add wave -position end  sim:/tb_ALU/flags
run -all
# Break key hit
# Simulation stop requested.
# End time: 20:12:17 on Sep 11,2019, Elapsed time: 0:05:38
# Errors: 0, Warnings: 1
