
#SeqL-locked flip-flops Stage connection logic
IR_REG_0__2 = BUF(U3352_1enc)
IR_REG_0__3 = BUF(U3352_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_1__2 = BUF(U3351_1enc)
IR_REG_1__3 = BUF(U3351_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_2__2 = BUF(U3350_1enc)
IR_REG_2__3 = BUF(U3350_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_3__2 = BUF(U3349_1enc)
IR_REG_3__3 = BUF(U3349_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_4__2 = BUF(U3348_1enc)
IR_REG_4__3 = BUF(U3348_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_5__2 = BUF(U3347_1enc)
IR_REG_5__3 = BUF(U3347_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_6__2 = BUF(U3346_1enc)
IR_REG_6__3 = BUF(U3346_2enc)

#SeqL-locked flip-flops Stage connection logic
IR_REG_7__2 = BUF(U3345_1enc)
IR_REG_7__3 = BUF(U3345_2enc)
IR_REG_8__2 = BUF(U3344_1)
IR_REG_8__3 = BUF(U3344_2)
IR_REG_9__2 = BUF(U3343_1)
IR_REG_9__3 = BUF(U3343_2)
IR_REG_10__2 = BUF(U3342_1)
IR_REG_10__3 = BUF(U3342_2)
IR_REG_11__2 = BUF(U3341_1)
IR_REG_11__3 = BUF(U3341_2)
IR_REG_12__2 = BUF(U3340_1)
IR_REG_12__3 = BUF(U3340_2)
IR_REG_13__2 = BUF(U3339_1)
IR_REG_13__3 = BUF(U3339_2)
IR_REG_14__2 = BUF(U3338_1)
IR_REG_14__3 = BUF(U3338_2)
IR_REG_15__2 = BUF(U3337_1)
IR_REG_15__3 = BUF(U3337_2)
IR_REG_16__2 = BUF(U3336_1)
IR_REG_16__3 = BUF(U3336_2)
IR_REG_17__2 = BUF(U3335_1)
IR_REG_17__3 = BUF(U3335_2)
IR_REG_18__2 = BUF(U3334_1)
IR_REG_18__3 = BUF(U3334_2)
IR_REG_19__2 = BUF(U3333_1)
IR_REG_19__3 = BUF(U3333_2)
IR_REG_20__2 = BUF(U3332_1)
IR_REG_20__3 = BUF(U3332_2)
IR_REG_21__2 = BUF(U3331_1)
IR_REG_21__3 = BUF(U3331_2)
IR_REG_22__2 = BUF(U3330_1)
IR_REG_22__3 = BUF(U3330_2)
IR_REG_23__2 = BUF(U3329_1)
IR_REG_23__3 = BUF(U3329_2)
IR_REG_24__2 = BUF(U3328_1)
IR_REG_24__3 = BUF(U3328_2)
IR_REG_25__2 = BUF(U3327_1)
IR_REG_25__3 = BUF(U3327_2)
IR_REG_26__2 = BUF(U3326_1)
IR_REG_26__3 = BUF(U3326_2)
IR_REG_27__2 = BUF(U3325_1)
IR_REG_27__3 = BUF(U3325_2)
IR_REG_28__2 = BUF(U3324_1)
IR_REG_28__3 = BUF(U3324_2)
IR_REG_29__2 = BUF(U3323_1)
IR_REG_29__3 = BUF(U3323_2)
IR_REG_30__2 = BUF(U3322_1)
IR_REG_30__3 = BUF(U3322_2)
IR_REG_31__2 = BUF(U3321_1)
IR_REG_31__3 = BUF(U3321_2)
D_REG_0__2 = BUF(U3458_1)
D_REG_0__3 = BUF(U3458_2)
D_REG_1__2 = BUF(U3459_1)
D_REG_1__3 = BUF(U3459_2)
D_REG_2__2 = BUF(U3320_1)
D_REG_2__3 = BUF(U3320_2)
D_REG_3__2 = BUF(U3319_1)
D_REG_3__3 = BUF(U3319_2)
D_REG_4__2 = BUF(U3318_1)
D_REG_4__3 = BUF(U3318_2)
D_REG_5__2 = BUF(U3317_1)
D_REG_5__3 = BUF(U3317_2)
D_REG_6__2 = BUF(U3316_1)
D_REG_6__3 = BUF(U3316_2)
D_REG_7__2 = BUF(U3315_1)
D_REG_7__3 = BUF(U3315_2)
D_REG_8__2 = BUF(U3314_1)
D_REG_8__3 = BUF(U3314_2)
D_REG_9__2 = BUF(U3313_1)
D_REG_9__3 = BUF(U3313_2)
D_REG_10__2 = BUF(U3312_1)
D_REG_10__3 = BUF(U3312_2)
D_REG_11__2 = BUF(U3311_1)
D_REG_11__3 = BUF(U3311_2)
D_REG_12__2 = BUF(U3310_1)
D_REG_12__3 = BUF(U3310_2)
D_REG_13__2 = BUF(U3309_1)
D_REG_13__3 = BUF(U3309_2)
D_REG_14__2 = BUF(U3308_1)
D_REG_14__3 = BUF(U3308_2)
D_REG_15__2 = BUF(U3307_1)
D_REG_15__3 = BUF(U3307_2)
D_REG_16__2 = BUF(U3306_1)
D_REG_16__3 = BUF(U3306_2)
D_REG_17__2 = BUF(U3305_1)
D_REG_17__3 = BUF(U3305_2)
D_REG_18__2 = BUF(U3304_1)
D_REG_18__3 = BUF(U3304_2)
D_REG_19__2 = BUF(U3303_1)
D_REG_19__3 = BUF(U3303_2)
D_REG_20__2 = BUF(U3302_1)
D_REG_20__3 = BUF(U3302_2)
D_REG_21__2 = BUF(U3301_1)
D_REG_21__3 = BUF(U3301_2)
D_REG_22__2 = BUF(U3300_1)
D_REG_22__3 = BUF(U3300_2)
D_REG_23__2 = BUF(U3299_1)
D_REG_23__3 = BUF(U3299_2)
D_REG_24__2 = BUF(U3298_1)
D_REG_24__3 = BUF(U3298_2)
D_REG_25__2 = BUF(U3297_1)
D_REG_25__3 = BUF(U3297_2)
D_REG_26__2 = BUF(U3296_1)
D_REG_26__3 = BUF(U3296_2)
D_REG_27__2 = BUF(U3295_1)
D_REG_27__3 = BUF(U3295_2)
D_REG_28__2 = BUF(U3294_1)
D_REG_28__3 = BUF(U3294_2)
D_REG_29__2 = BUF(U3293_1)
D_REG_29__3 = BUF(U3293_2)
D_REG_30__2 = BUF(U3292_1)
D_REG_30__3 = BUF(U3292_2)
D_REG_31__2 = BUF(U3291_1)
D_REG_31__3 = BUF(U3291_2)
REG0_REG_0__2 = BUF(U3467_1)
REG0_REG_0__3 = BUF(U3467_2)
REG0_REG_1__2 = BUF(U3469_1)
REG0_REG_1__3 = BUF(U3469_2)
REG0_REG_2__2 = BUF(U3471_1)
REG0_REG_2__3 = BUF(U3471_2)
REG0_REG_3__2 = BUF(U3473_1)
REG0_REG_3__3 = BUF(U3473_2)
REG0_REG_4__2 = BUF(U3475_1)
REG0_REG_4__3 = BUF(U3475_2)
REG0_REG_5__2 = BUF(U3477_1)
REG0_REG_5__3 = BUF(U3477_2)
REG0_REG_6__2 = BUF(U3479_1)
REG0_REG_6__3 = BUF(U3479_2)
REG0_REG_7__2 = BUF(U3481_1)
REG0_REG_7__3 = BUF(U3481_2)
REG0_REG_8__2 = BUF(U3483_1)
REG0_REG_8__3 = BUF(U3483_2)
REG0_REG_9__2 = BUF(U3485_1)
REG0_REG_9__3 = BUF(U3485_2)
REG0_REG_10__2 = BUF(U3487_1)
REG0_REG_10__3 = BUF(U3487_2)
REG0_REG_11__2 = BUF(U3489_1)
REG0_REG_11__3 = BUF(U3489_2)
REG0_REG_12__2 = BUF(U3491_1)
REG0_REG_12__3 = BUF(U3491_2)
REG0_REG_13__2 = BUF(U3493_1)
REG0_REG_13__3 = BUF(U3493_2)
REG0_REG_14__2 = BUF(U3495_1)
REG0_REG_14__3 = BUF(U3495_2)
REG0_REG_15__2 = BUF(U3497_1)
REG0_REG_15__3 = BUF(U3497_2)
REG0_REG_16__2 = BUF(U3499_1)
REG0_REG_16__3 = BUF(U3499_2)
REG0_REG_17__2 = BUF(U3501_1)
REG0_REG_17__3 = BUF(U3501_2)
REG0_REG_18__2 = BUF(U3503_1)
REG0_REG_18__3 = BUF(U3503_2)
REG0_REG_19__2 = BUF(U3505_1)
REG0_REG_19__3 = BUF(U3505_2)
REG0_REG_20__2 = BUF(U3506_1)
REG0_REG_20__3 = BUF(U3506_2)
REG0_REG_21__2 = BUF(U3507_1)
REG0_REG_21__3 = BUF(U3507_2)
REG0_REG_22__2 = BUF(U3508_1)
REG0_REG_22__3 = BUF(U3508_2)
REG0_REG_23__2 = BUF(U3509_1)
REG0_REG_23__3 = BUF(U3509_2)
REG0_REG_24__2 = BUF(U3510_1)
REG0_REG_24__3 = BUF(U3510_2)
REG0_REG_25__2 = BUF(U3511_1)
REG0_REG_25__3 = BUF(U3511_2)
REG0_REG_26__2 = BUF(U3512_1)
REG0_REG_26__3 = BUF(U3512_2)
REG0_REG_27__2 = BUF(U3513_1)
REG0_REG_27__3 = BUF(U3513_2)
REG0_REG_28__2 = BUF(U3514_1)
REG0_REG_28__3 = BUF(U3514_2)
REG0_REG_29__2 = BUF(U3515_1)
REG0_REG_29__3 = BUF(U3515_2)
REG0_REG_30__2 = BUF(U3516_1)
REG0_REG_30__3 = BUF(U3516_2)
REG0_REG_31__2 = BUF(U3517_1)
REG0_REG_31__3 = BUF(U3517_2)
REG1_REG_0__2 = BUF(U3518_1)
REG1_REG_0__3 = BUF(U3518_2)
REG1_REG_1__2 = BUF(U3519_1)
REG1_REG_1__3 = BUF(U3519_2)
REG1_REG_2__2 = BUF(U3520_1)
REG1_REG_2__3 = BUF(U3520_2)
REG1_REG_3__2 = BUF(U3521_1)
REG1_REG_3__3 = BUF(U3521_2)
REG1_REG_4__2 = BUF(U3522_1)
REG1_REG_4__3 = BUF(U3522_2)
REG1_REG_5__2 = BUF(U3523_1)
REG1_REG_5__3 = BUF(U3523_2)
REG1_REG_6__2 = BUF(U3524_1)
REG1_REG_6__3 = BUF(U3524_2)
REG1_REG_7__2 = BUF(U3525_1)
REG1_REG_7__3 = BUF(U3525_2)
REG1_REG_8__2 = BUF(U3526_1)
REG1_REG_8__3 = BUF(U3526_2)
REG1_REG_9__2 = BUF(U3527_1)
REG1_REG_9__3 = BUF(U3527_2)
REG1_REG_10__2 = BUF(U3528_1)
REG1_REG_10__3 = BUF(U3528_2)
REG1_REG_11__2 = BUF(U3529_1)
REG1_REG_11__3 = BUF(U3529_2)
REG1_REG_12__2 = BUF(U3530_1)
REG1_REG_12__3 = BUF(U3530_2)
REG1_REG_13__2 = BUF(U3531_1)
REG1_REG_13__3 = BUF(U3531_2)
REG1_REG_14__2 = BUF(U3532_1)
REG1_REG_14__3 = BUF(U3532_2)
REG1_REG_15__2 = BUF(U3533_1)
REG1_REG_15__3 = BUF(U3533_2)
REG1_REG_16__2 = BUF(U3534_1)
REG1_REG_16__3 = BUF(U3534_2)
REG1_REG_17__2 = BUF(U3535_1)
REG1_REG_17__3 = BUF(U3535_2)
REG1_REG_18__2 = BUF(U3536_1)
REG1_REG_18__3 = BUF(U3536_2)
REG1_REG_19__2 = BUF(U3537_1)
REG1_REG_19__3 = BUF(U3537_2)
REG1_REG_20__2 = BUF(U3538_1)
REG1_REG_20__3 = BUF(U3538_2)
REG1_REG_21__2 = BUF(U3539_1)
REG1_REG_21__3 = BUF(U3539_2)
REG1_REG_22__2 = BUF(U3540_1)
REG1_REG_22__3 = BUF(U3540_2)
REG1_REG_23__2 = BUF(U3541_1)
REG1_REG_23__3 = BUF(U3541_2)
REG1_REG_24__2 = BUF(U3542_1)
REG1_REG_24__3 = BUF(U3542_2)
REG1_REG_25__2 = BUF(U3543_1)
REG1_REG_25__3 = BUF(U3543_2)
REG1_REG_26__2 = BUF(U3544_1)
REG1_REG_26__3 = BUF(U3544_2)
REG1_REG_27__2 = BUF(U3545_1)
REG1_REG_27__3 = BUF(U3545_2)
REG1_REG_28__2 = BUF(U3546_1)
REG1_REG_28__3 = BUF(U3546_2)
REG1_REG_29__2 = BUF(U3547_1)
REG1_REG_29__3 = BUF(U3547_2)
REG1_REG_30__2 = BUF(U3548_1)
REG1_REG_30__3 = BUF(U3548_2)
REG1_REG_31__2 = BUF(U3549_1)
REG1_REG_31__3 = BUF(U3549_2)
REG2_REG_0__2 = BUF(U3290_1)
REG2_REG_0__3 = BUF(U3290_2)
REG2_REG_1__2 = BUF(U3289_1)
REG2_REG_1__3 = BUF(U3289_2)
REG2_REG_2__2 = BUF(U3288_1)
REG2_REG_2__3 = BUF(U3288_2)
REG2_REG_3__2 = BUF(U3287_1)
REG2_REG_3__3 = BUF(U3287_2)
REG2_REG_4__2 = BUF(U3286_1)
REG2_REG_4__3 = BUF(U3286_2)
REG2_REG_5__2 = BUF(U3285_1)
REG2_REG_5__3 = BUF(U3285_2)
REG2_REG_6__2 = BUF(U3284_1)
REG2_REG_6__3 = BUF(U3284_2)
REG2_REG_7__2 = BUF(U3283_1)
REG2_REG_7__3 = BUF(U3283_2)
REG2_REG_8__2 = BUF(U3282_1)
REG2_REG_8__3 = BUF(U3282_2)
REG2_REG_9__2 = BUF(U3281_1)
REG2_REG_9__3 = BUF(U3281_2)
REG2_REG_10__2 = BUF(U3280_1)
REG2_REG_10__3 = BUF(U3280_2)
REG2_REG_11__2 = BUF(U3279_1)
REG2_REG_11__3 = BUF(U3279_2)
REG2_REG_12__2 = BUF(U3278_1)
REG2_REG_12__3 = BUF(U3278_2)
REG2_REG_13__2 = BUF(U3277_1)
REG2_REG_13__3 = BUF(U3277_2)
REG2_REG_14__2 = BUF(U3276_1)
REG2_REG_14__3 = BUF(U3276_2)
REG2_REG_15__2 = BUF(U3275_1)
REG2_REG_15__3 = BUF(U3275_2)
REG2_REG_16__2 = BUF(U3274_1)
REG2_REG_16__3 = BUF(U3274_2)
REG2_REG_17__2 = BUF(U3273_1)
REG2_REG_17__3 = BUF(U3273_2)
REG2_REG_18__2 = BUF(U3272_1)
REG2_REG_18__3 = BUF(U3272_2)
REG2_REG_19__2 = BUF(U3271_1)
REG2_REG_19__3 = BUF(U3271_2)
REG2_REG_20__2 = BUF(U3270_1)
REG2_REG_20__3 = BUF(U3270_2)
REG2_REG_21__2 = BUF(U3269_1)
REG2_REG_21__3 = BUF(U3269_2)
REG2_REG_22__2 = BUF(U3268_1)
REG2_REG_22__3 = BUF(U3268_2)
REG2_REG_23__2 = BUF(U3267_1)
REG2_REG_23__3 = BUF(U3267_2)
REG2_REG_24__2 = BUF(U3266_1)
REG2_REG_24__3 = BUF(U3266_2)
REG2_REG_25__2 = BUF(U3265_1)
REG2_REG_25__3 = BUF(U3265_2)
REG2_REG_26__2 = BUF(U3264_1)
REG2_REG_26__3 = BUF(U3264_2)
REG2_REG_27__2 = BUF(U3263_1)
REG2_REG_27__3 = BUF(U3263_2)
REG2_REG_28__2 = BUF(U3262_1)
REG2_REG_28__3 = BUF(U3262_2)
REG2_REG_29__2 = BUF(U3354_1)
REG2_REG_29__3 = BUF(U3354_2)
REG2_REG_30__2 = BUF(U3261_1)
REG2_REG_30__3 = BUF(U3261_2)
REG2_REG_31__2 = BUF(U3260_1)
REG2_REG_31__3 = BUF(U3260_2)
ADDR_REG_19__2 = BUF(U3259_1)
ADDR_REG_19__3 = BUF(U3259_2)
ADDR_REG_18__2 = BUF(U3258_1)
ADDR_REG_18__3 = BUF(U3258_2)
ADDR_REG_17__2 = BUF(U3257_1)
ADDR_REG_17__3 = BUF(U3257_2)
ADDR_REG_16__2 = BUF(U3256_1)
ADDR_REG_16__3 = BUF(U3256_2)
ADDR_REG_15__2 = BUF(U3255_1)
ADDR_REG_15__3 = BUF(U3255_2)
ADDR_REG_14__2 = BUF(U3254_1)
ADDR_REG_14__3 = BUF(U3254_2)
ADDR_REG_13__2 = BUF(U3253_1)
ADDR_REG_13__3 = BUF(U3253_2)
ADDR_REG_12__2 = BUF(U3252_1)
ADDR_REG_12__3 = BUF(U3252_2)
ADDR_REG_11__2 = BUF(U3251_1)
ADDR_REG_11__3 = BUF(U3251_2)
ADDR_REG_10__2 = BUF(U3250_1)
ADDR_REG_10__3 = BUF(U3250_2)
ADDR_REG_9__2 = BUF(U3249_1)
ADDR_REG_9__3 = BUF(U3249_2)
ADDR_REG_8__2 = BUF(U3248_1)
ADDR_REG_8__3 = BUF(U3248_2)
ADDR_REG_7__2 = BUF(U3247_1)
ADDR_REG_7__3 = BUF(U3247_2)
ADDR_REG_6__2 = BUF(U3246_1)
ADDR_REG_6__3 = BUF(U3246_2)
ADDR_REG_5__2 = BUF(U3245_1)
ADDR_REG_5__3 = BUF(U3245_2)
ADDR_REG_4__2 = BUF(U3244_1)
ADDR_REG_4__3 = BUF(U3244_2)
ADDR_REG_3__2 = BUF(U3243_1)
ADDR_REG_3__3 = BUF(U3243_2)
ADDR_REG_2__2 = BUF(U3242_1)
ADDR_REG_2__3 = BUF(U3242_2)
ADDR_REG_1__2 = BUF(U3241_1)
ADDR_REG_1__3 = BUF(U3241_2)
ADDR_REG_0__2 = BUF(U3240_1)
ADDR_REG_0__3 = BUF(U3240_2)
DATAO_REG_0__2 = BUF(U3550_1)
DATAO_REG_0__3 = BUF(U3550_2)
DATAO_REG_1__2 = BUF(U3551_1)
DATAO_REG_1__3 = BUF(U3551_2)
DATAO_REG_2__2 = BUF(U3552_1)
DATAO_REG_2__3 = BUF(U3552_2)
DATAO_REG_3__2 = BUF(U3553_1)
DATAO_REG_3__3 = BUF(U3553_2)
DATAO_REG_4__2 = BUF(U3554_1)
DATAO_REG_4__3 = BUF(U3554_2)
DATAO_REG_5__2 = BUF(U3555_1)
DATAO_REG_5__3 = BUF(U3555_2)
DATAO_REG_6__2 = BUF(U3556_1)
DATAO_REG_6__3 = BUF(U3556_2)
DATAO_REG_7__2 = BUF(U3557_1)
DATAO_REG_7__3 = BUF(U3557_2)
DATAO_REG_8__2 = BUF(U3558_1)
DATAO_REG_8__3 = BUF(U3558_2)
DATAO_REG_9__2 = BUF(U3559_1)
DATAO_REG_9__3 = BUF(U3559_2)
DATAO_REG_10__2 = BUF(U3560_1)
DATAO_REG_10__3 = BUF(U3560_2)
DATAO_REG_11__2 = BUF(U3561_1)
DATAO_REG_11__3 = BUF(U3561_2)
DATAO_REG_12__2 = BUF(U3562_1)
DATAO_REG_12__3 = BUF(U3562_2)
DATAO_REG_13__2 = BUF(U3563_1)
DATAO_REG_13__3 = BUF(U3563_2)
DATAO_REG_14__2 = BUF(U3564_1)
DATAO_REG_14__3 = BUF(U3564_2)
DATAO_REG_15__2 = BUF(U3565_1)
DATAO_REG_15__3 = BUF(U3565_2)
DATAO_REG_16__2 = BUF(U3566_1)
DATAO_REG_16__3 = BUF(U3566_2)
DATAO_REG_17__2 = BUF(U3567_1)
DATAO_REG_17__3 = BUF(U3567_2)
DATAO_REG_18__2 = BUF(U3568_1)
DATAO_REG_18__3 = BUF(U3568_2)
DATAO_REG_19__2 = BUF(U3569_1)
DATAO_REG_19__3 = BUF(U3569_2)
DATAO_REG_20__2 = BUF(U3570_1)
DATAO_REG_20__3 = BUF(U3570_2)
DATAO_REG_21__2 = BUF(U3571_1)
DATAO_REG_21__3 = BUF(U3571_2)
DATAO_REG_22__2 = BUF(U3572_1)
DATAO_REG_22__3 = BUF(U3572_2)
DATAO_REG_23__2 = BUF(U3573_1)
DATAO_REG_23__3 = BUF(U3573_2)
DATAO_REG_24__2 = BUF(U3574_1)
DATAO_REG_24__3 = BUF(U3574_2)
DATAO_REG_25__2 = BUF(U3575_1)
DATAO_REG_25__3 = BUF(U3575_2)
DATAO_REG_26__2 = BUF(U3576_1)
DATAO_REG_26__3 = BUF(U3576_2)
DATAO_REG_27__2 = BUF(U3577_1)
DATAO_REG_27__3 = BUF(U3577_2)
DATAO_REG_28__2 = BUF(U3578_1)
DATAO_REG_28__3 = BUF(U3578_2)
DATAO_REG_29__2 = BUF(U3579_1)
DATAO_REG_29__3 = BUF(U3579_2)
DATAO_REG_30__2 = BUF(U3580_1)
DATAO_REG_30__3 = BUF(U3580_2)
DATAO_REG_31__2 = BUF(U3581_1)
DATAO_REG_31__3 = BUF(U3581_2)
B_REG_2 = BUF(U3239_1)
B_REG_3 = BUF(U3239_2)
REG3_REG_15__2 = BUF(U3238_1)
REG3_REG_15__3 = BUF(U3238_2)
REG3_REG_26__2 = BUF(U3237_1)
REG3_REG_26__3 = BUF(U3237_2)
REG3_REG_6__2 = BUF(U3236_1)
REG3_REG_6__3 = BUF(U3236_2)
REG3_REG_18__2 = BUF(U3235_1)
REG3_REG_18__3 = BUF(U3235_2)
REG3_REG_2__2 = BUF(U3234_1)
REG3_REG_2__3 = BUF(U3234_2)
REG3_REG_11__2 = BUF(U3233_1)
REG3_REG_11__3 = BUF(U3233_2)
REG3_REG_22__2 = BUF(U3232_1)
REG3_REG_22__3 = BUF(U3232_2)
REG3_REG_13__2 = BUF(U3231_1)
REG3_REG_13__3 = BUF(U3231_2)
REG3_REG_20__2 = BUF(U3230_1)
REG3_REG_20__3 = BUF(U3230_2)
REG3_REG_0__2 = BUF(U3229_1)
REG3_REG_0__3 = BUF(U3229_2)
REG3_REG_9__2 = BUF(U3228_1)
REG3_REG_9__3 = BUF(U3228_2)
REG3_REG_4__2 = BUF(U3227_1)
REG3_REG_4__3 = BUF(U3227_2)
REG3_REG_24__2 = BUF(U3226_1)
REG3_REG_24__3 = BUF(U3226_2)
REG3_REG_17__2 = BUF(U3225_1)
REG3_REG_17__3 = BUF(U3225_2)
REG3_REG_5__2 = BUF(U3224_1)
REG3_REG_5__3 = BUF(U3224_2)
REG3_REG_16__2 = BUF(U3223_1)
REG3_REG_16__3 = BUF(U3223_2)
REG3_REG_25__2 = BUF(U3222_1)
REG3_REG_25__3 = BUF(U3222_2)
REG3_REG_12__2 = BUF(U3221_1)
REG3_REG_12__3 = BUF(U3221_2)
REG3_REG_21__2 = BUF(U3220_1)
REG3_REG_21__3 = BUF(U3220_2)
REG3_REG_1__2 = BUF(U3219_1)
REG3_REG_1__3 = BUF(U3219_2)
REG3_REG_8__2 = BUF(U3218_1)
REG3_REG_8__3 = BUF(U3218_2)
REG3_REG_28__2 = BUF(U3217_1)
REG3_REG_28__3 = BUF(U3217_2)
REG3_REG_19__2 = BUF(U3216_1)
REG3_REG_19__3 = BUF(U3216_2)
REG3_REG_3__2 = BUF(U3215_1)
REG3_REG_3__3 = BUF(U3215_2)
REG3_REG_10__2 = BUF(U3214_1)
REG3_REG_10__3 = BUF(U3214_2)
REG3_REG_23__2 = BUF(U3213_1)
REG3_REG_23__3 = BUF(U3213_2)
REG3_REG_14__2 = BUF(U3212_1)
REG3_REG_14__3 = BUF(U3212_2)
REG3_REG_27__2 = BUF(U3211_1)
REG3_REG_27__3 = BUF(U3211_2)
REG3_REG_7__2 = BUF(U3210_1)
REG3_REG_7__3 = BUF(U3210_2)
STATE_REG_2 = BUF(U3149_1)
STATE_REG_3 = BUF(U3149_2)
RD_REG_2 = BUF(U3148_1)
RD_REG_3 = BUF(U3148_2)
WR_REG_2 = BUF(U4043_1)
WR_REG_3 = BUF(U4043_2)
