
103C8T6_Remote_Transmitter_Ver_004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063f4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa0  08006500  08006500  00007500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fa0  08006fa0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006fa0  08006fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fa8  08006fa8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fa8  08006fa8  00007fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006fac  08006fac  00007fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006fb0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000850  20000060  08007010  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b0  08007010  000088b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ddeb  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000228f  00000000  00000000  00015e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  00018108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7f  00000000  00000000  00018e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184c9  00000000  00000000  000198df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010dcb  00000000  00000000  00031da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b9d5  00000000  00000000  00042b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce548  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003df0  00000000  00000000  000ce58c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000d237c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080064e8 	.word	0x080064e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080064e8 	.word	0x080064e8

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b0aa      	sub	sp, #168	@ 0xa8
 8000174:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000176:	f001 fde5 	bl	8001d44 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800017a:	f000 fb45 	bl	8000808 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800017e:	f000 fc8f 	bl	8000aa0 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000182:	f000 fb97 	bl	80008b4 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000186:	f000 fbd3 	bl	8000930 <MX_I2C1_Init>
	MX_SPI1_Init();
 800018a:	f000 fbff 	bl	800098c <MX_SPI1_Init>
	MX_USART2_UART_Init();
 800018e:	f000 fc33 	bl	80009f8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000192:	f000 fc5b 	bl	8000a4c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000196:	2201      	movs	r2, #1
 8000198:	49b9      	ldr	r1, [pc, #740]	@ (8000480 <main+0x310>)
 800019a:	48ba      	ldr	r0, [pc, #744]	@ (8000484 <main+0x314>)
 800019c:	f004 fe94 	bl	8004ec8 <HAL_UART_Receive_IT>

	// init SSD1306
	SSD1306_Init();
 80001a0:	f001 fa82 	bl	80016a8 <SSD1306_Init>

	// startup banner on OLED and UART2
	SSD1306_Clear();
 80001a4:	f001 fb12 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Serial Communication");
 80001a8:	4ab7      	ldr	r2, [pc, #732]	@ (8000488 <main+0x318>)
 80001aa:	2100      	movs	r1, #0
 80001ac:	2000      	movs	r0, #0
 80001ae:	f001 fb7b 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "ESP32 <-> STM32");
 80001b2:	4ab6      	ldr	r2, [pc, #728]	@ (800048c <main+0x31c>)
 80001b4:	210c      	movs	r1, #12
 80001b6:	2000      	movs	r0, #0
 80001b8:	f001 fb76 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "RX= PB11  TX= PB10");
 80001bc:	4ab4      	ldr	r2, [pc, #720]	@ (8000490 <main+0x320>)
 80001be:	211a      	movs	r1, #26
 80001c0:	2000      	movs	r0, #0
 80001c2:	f001 fb71 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_Update();
 80001c6:	f001 fac5 	bl	8001754 <SSD1306_Update>

	HAL_Delay(5000);
 80001ca:	f241 3088 	movw	r0, #5000	@ 0x1388
 80001ce:	f001 fe1b 	bl	8001e08 <HAL_Delay>

	UART2_Print("=====================================\r\n");
 80001d2:	48b0      	ldr	r0, [pc, #704]	@ (8000494 <main+0x324>)
 80001d4:	f000 fcbc 	bl	8000b50 <UART2_Print>
	UART2_Print("Serial Communication of ESP32 and STM32\r\n");
 80001d8:	48af      	ldr	r0, [pc, #700]	@ (8000498 <main+0x328>)
 80001da:	f000 fcb9 	bl	8000b50 <UART2_Print>
	UART2_Print("RX = PB11   (STM32 RX <- ESP TX)\r\n");
 80001de:	48af      	ldr	r0, [pc, #700]	@ (800049c <main+0x32c>)
 80001e0:	f000 fcb6 	bl	8000b50 <UART2_Print>
	UART2_Print("TX = PB10   (STM32 TX -> ESP RX)\r\n");
 80001e4:	48ae      	ldr	r0, [pc, #696]	@ (80004a0 <main+0x330>)
 80001e6:	f000 fcb3 	bl	8000b50 <UART2_Print>
	UART2_Print("=====================================\r\n");
 80001ea:	48aa      	ldr	r0, [pc, #680]	@ (8000494 <main+0x324>)
 80001ec:	f000 fcb0 	bl	8000b50 <UART2_Print>

	// Initial locked pass screen
	memset(btn_counts, 0, sizeof(btn_counts));
 80001f0:	2228      	movs	r2, #40	@ 0x28
 80001f2:	2100      	movs	r1, #0
 80001f4:	48ab      	ldr	r0, [pc, #684]	@ (80004a4 <main+0x334>)
 80001f6:	f005 fcd7 	bl	8005ba8 <memset>
	ui_state = 0; // locked idle
 80001fa:	4bab      	ldr	r3, [pc, #684]	@ (80004a8 <main+0x338>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	601a      	str	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 8000200:	2205      	movs	r2, #5
 8000202:	2100      	movs	r1, #0
 8000204:	48a9      	ldr	r0, [pc, #676]	@ (80004ac <main+0x33c>)
 8000206:	f005 fccf 	bl	8005ba8 <memset>
	passlen = 0;
 800020a:	4ba9      	ldr	r3, [pc, #676]	@ (80004b0 <main+0x340>)
 800020c:	2200      	movs	r2, #0
 800020e:	701a      	strb	r2, [r3, #0]

	SSD1306_Clear();
 8000210:	f001 fadc 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Welcome");
 8000214:	4aa7      	ldr	r2, [pc, #668]	@ (80004b4 <main+0x344>)
 8000216:	2100      	movs	r1, #0
 8000218:	2000      	movs	r0, #0
 800021a:	f001 fb45 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Press BTN:3 x10 ->");
 800021e:	4aa6      	ldr	r2, [pc, #664]	@ (80004b8 <main+0x348>)
 8000220:	210c      	movs	r1, #12
 8000222:	2000      	movs	r0, #0
 8000224:	f001 fb40 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 24, "Number Mode");
 8000228:	4aa4      	ldr	r2, [pc, #656]	@ (80004bc <main+0x34c>)
 800022a:	2118      	movs	r1, #24
 800022c:	2000      	movs	r0, #0
 800022e:	f001 fb3b 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 36, "Press BTN:1 x10 ->");
 8000232:	4aa3      	ldr	r2, [pc, #652]	@ (80004c0 <main+0x350>)
 8000234:	2124      	movs	r1, #36	@ 0x24
 8000236:	2000      	movs	r0, #0
 8000238:	f001 fb36 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 48, "Arrow Mode");
 800023c:	4aa1      	ldr	r2, [pc, #644]	@ (80004c4 <main+0x354>)
 800023e:	2130      	movs	r1, #48	@ 0x30
 8000240:	2000      	movs	r0, #0
 8000242:	f001 fb31 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000246:	f001 fa85 	bl	8001754 <SSD1306_Update>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		uint8_t ch;
		while (rbuf_pop(&ch)) {
 800024a:	e2cc      	b.n	80007e6 <main+0x676>
			// build a line until newline
			if (ch == '\n') {
 800024c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000250:	2b0a      	cmp	r3, #10
 8000252:	f040 82b1 	bne.w	80007b8 <main+0x648>
				line[line_idx] = 0;
 8000256:	4b9c      	ldr	r3, [pc, #624]	@ (80004c8 <main+0x358>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	461a      	mov	r2, r3
 800025c:	4b9b      	ldr	r3, [pc, #620]	@ (80004cc <main+0x35c>)
 800025e:	2100      	movs	r1, #0
 8000260:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8000262:	4b99      	ldr	r3, [pc, #612]	@ (80004c8 <main+0x358>)
 8000264:	2200      	movs	r2, #0
 8000266:	701a      	strb	r2, [r3, #0]

				// print raw received line to UART2 as monitor
				char outline[64];
				snprintf(outline, sizeof(outline), "RX3: %s\r\n", line);
 8000268:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800026c:	4b97      	ldr	r3, [pc, #604]	@ (80004cc <main+0x35c>)
 800026e:	4a98      	ldr	r2, [pc, #608]	@ (80004d0 <main+0x360>)
 8000270:	2140      	movs	r1, #64	@ 0x40
 8000272:	f005 fc41 	bl	8005af8 <sniprintf>
				UART2_Print(outline);
 8000276:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800027a:	4618      	mov	r0, r3
 800027c:	f000 fc68 	bl	8000b50 <UART2_Print>

				// handle BTN: messages
				if (strncmp(line, "BTN:", 4) == 0) {
 8000280:	2204      	movs	r2, #4
 8000282:	4994      	ldr	r1, [pc, #592]	@ (80004d4 <main+0x364>)
 8000284:	4891      	ldr	r0, [pc, #580]	@ (80004cc <main+0x35c>)
 8000286:	f005 fc97 	bl	8005bb8 <strncmp>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	f040 82aa 	bne.w	80007e6 <main+0x676>
					if (btn_counts[9] >= 10) {
 8000292:	4b84      	ldr	r3, [pc, #528]	@ (80004a4 <main+0x334>)
 8000294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000296:	2b09      	cmp	r3, #9
 8000298:	dd02      	ble.n	80002a0 <main+0x130>
						ResetToPasscodeScreen();
 800029a:	f000 fdd1 	bl	8000e40 <ResetToPasscodeScreen>
						continue;
 800029e:	e2a2      	b.n	80007e6 <main+0x676>
					}

					int bid = atoi(&line[4]);
 80002a0:	488d      	ldr	r0, [pc, #564]	@ (80004d8 <main+0x368>)
 80002a2:	f005 fba1 	bl	80059e8 <atoi>
 80002a6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
					if (bid >= 1 && bid <= 9) {
 80002aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f340 8299 	ble.w	80007e6 <main+0x676>
 80002b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002b8:	2b09      	cmp	r3, #9
 80002ba:	f300 8294 	bgt.w	80007e6 <main+0x676>
						// increment counter for that button (trigger counters)
						btn_counts[bid]++;
 80002be:	4a79      	ldr	r2, [pc, #484]	@ (80004a4 <main+0x334>)
 80002c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c8:	1c5a      	adds	r2, r3, #1
 80002ca:	4976      	ldr	r1, [pc, #472]	@ (80004a4 <main+0x334>)
 80002cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

						// print counter
						char tmp[48];
						snprintf(tmp, sizeof(tmp), "BTN %d count=%d\r\n", bid,
 80002d4:	4a73      	ldr	r2, [pc, #460]	@ (80004a4 <main+0x334>)
 80002d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80002e2:	9300      	str	r3, [sp, #0]
 80002e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80002e8:	4a7c      	ldr	r2, [pc, #496]	@ (80004dc <main+0x36c>)
 80002ea:	2130      	movs	r1, #48	@ 0x30
 80002ec:	f005 fc04 	bl	8005af8 <sniprintf>
								btn_counts[bid]);
						UART2_Print(tmp);
 80002f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 fc2b 	bl	8000b50 <UART2_Print>

						// check triggers for mode switching
						if (btn_counts[1] >= 10) {
 80002fa:	4b6a      	ldr	r3, [pc, #424]	@ (80004a4 <main+0x334>)
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	2b09      	cmp	r3, #9
 8000300:	dd22      	ble.n	8000348 <main+0x1d8>
							ui_state = 2; // Arrow Mode
 8000302:	4b69      	ldr	r3, [pc, #420]	@ (80004a8 <main+0x338>)
 8000304:	2202      	movs	r2, #2
 8000306:	601a      	str	r2, [r3, #0]
							btn_counts[1] = 0; // reset trigger counter only
 8000308:	4b66      	ldr	r3, [pc, #408]	@ (80004a4 <main+0x334>)
 800030a:	2200      	movs	r2, #0
 800030c:	605a      	str	r2, [r3, #4]
							UART2_Print("Mode -> ARROW MODE\r\n");
 800030e:	4874      	ldr	r0, [pc, #464]	@ (80004e0 <main+0x370>)
 8000310:	f000 fc1e 	bl	8000b50 <UART2_Print>
							SSD1306_Clear();
 8000314:	f001 fa5a 	bl	80017cc <SSD1306_Clear>
							SSD1306_WriteStringXY(0, 0, "MODE: ARROW");
 8000318:	4a72      	ldr	r2, [pc, #456]	@ (80004e4 <main+0x374>)
 800031a:	2100      	movs	r1, #0
 800031c:	2000      	movs	r0, #0
 800031e:	f001 fac3 	bl	80018a8 <SSD1306_WriteStringXY>
							SSD1306_WriteStringXY(0, 14,
 8000322:	4a71      	ldr	r2, [pc, #452]	@ (80004e8 <main+0x378>)
 8000324:	210e      	movs	r1, #14
 8000326:	2000      	movs	r0, #0
 8000328:	f001 fabe 	bl	80018a8 <SSD1306_WriteStringXY>
									"Buttons act as arrows");
							SSD1306_Update();
 800032c:	f001 fa12 	bl	8001754 <SSD1306_Update>
							HAL_Delay(600);
 8000330:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000334:	f001 fd68 	bl	8001e08 <HAL_Delay>
							ShowMainMenu(cursor); // if unlocked later, menu will show; for now show menu preview
 8000338:	4b6c      	ldr	r3, [pc, #432]	@ (80004ec <main+0x37c>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	4618      	mov	r0, r3
 800033e:	f000 fce1 	bl	8000d04 <ShowMainMenu>
							reset_all_btn_counts(); // optional: clear others to avoid accidental triggers
 8000342:	f000 fd63 	bl	8000e0c <reset_all_btn_counts>
							continue;
 8000346:	e24e      	b.n	80007e6 <main+0x676>
						}
						if (btn_counts[3] >= 10) {
 8000348:	4b56      	ldr	r3, [pc, #344]	@ (80004a4 <main+0x334>)
 800034a:	68db      	ldr	r3, [r3, #12]
 800034c:	2b09      	cmp	r3, #9
 800034e:	dd15      	ble.n	800037c <main+0x20c>
							ui_state = 1; // Number Mode
 8000350:	4b55      	ldr	r3, [pc, #340]	@ (80004a8 <main+0x338>)
 8000352:	2201      	movs	r2, #1
 8000354:	601a      	str	r2, [r3, #0]
							btn_counts[3] = 0;
 8000356:	4b53      	ldr	r3, [pc, #332]	@ (80004a4 <main+0x334>)
 8000358:	2200      	movs	r2, #0
 800035a:	60da      	str	r2, [r3, #12]
							UART2_Print("Mode -> NUMBER MODE\r\n");
 800035c:	4864      	ldr	r0, [pc, #400]	@ (80004f0 <main+0x380>)
 800035e:	f000 fbf7 	bl	8000b50 <UART2_Print>
							// prepare pass screen
							passlen = 0;
 8000362:	4b53      	ldr	r3, [pc, #332]	@ (80004b0 <main+0x340>)
 8000364:	2200      	movs	r2, #0
 8000366:	701a      	strb	r2, [r3, #0]
							memset(passbuf, 0, sizeof(passbuf));
 8000368:	2205      	movs	r2, #5
 800036a:	2100      	movs	r1, #0
 800036c:	484f      	ldr	r0, [pc, #316]	@ (80004ac <main+0x33c>)
 800036e:	f005 fc1b 	bl	8005ba8 <memset>
							DrawPassScreen();
 8000372:	f000 fc75 	bl	8000c60 <DrawPassScreen>
							reset_all_btn_counts();
 8000376:	f000 fd49 	bl	8000e0c <reset_all_btn_counts>
							continue;
 800037a:	e1fe      	b.n	800077a <main+0x60a>
						}

						// If currently in Number Mode: append digits to pass (rate-limited)
						if (ui_state == 1) {
 800037c:	4b4a      	ldr	r3, [pc, #296]	@ (80004a8 <main+0x338>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	2b01      	cmp	r3, #1
 8000382:	f040 80c7 	bne.w	8000514 <main+0x3a4>
							uint32_t now = HAL_GetTick();
 8000386:	f001 fd35 	bl	8001df4 <HAL_GetTick>
 800038a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
							if (now - last_digit_time >= 200) { // 200ms rate limit
 800038e:	4b59      	ldr	r3, [pc, #356]	@ (80004f4 <main+0x384>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000396:	1ad3      	subs	r3, r2, r3
 8000398:	2bc7      	cmp	r3, #199	@ 0xc7
 800039a:	f240 81ed 	bls.w	8000778 <main+0x608>
								if (passlen < 4) {
 800039e:	4b44      	ldr	r3, [pc, #272]	@ (80004b0 <main+0x340>)
 80003a0:	781b      	ldrb	r3, [r3, #0]
 80003a2:	2b03      	cmp	r3, #3
 80003a4:	d825      	bhi.n	80003f2 <main+0x282>
									passbuf[passlen++] = '0' + bid;
 80003a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80003aa:	b2da      	uxtb	r2, r3
 80003ac:	4b40      	ldr	r3, [pc, #256]	@ (80004b0 <main+0x340>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	1c59      	adds	r1, r3, #1
 80003b2:	b2c8      	uxtb	r0, r1
 80003b4:	493e      	ldr	r1, [pc, #248]	@ (80004b0 <main+0x340>)
 80003b6:	7008      	strb	r0, [r1, #0]
 80003b8:	4619      	mov	r1, r3
 80003ba:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	4b3a      	ldr	r3, [pc, #232]	@ (80004ac <main+0x33c>)
 80003c2:	545a      	strb	r2, [r3, r1]
									passbuf[passlen] = 0;
 80003c4:	4b3a      	ldr	r3, [pc, #232]	@ (80004b0 <main+0x340>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	461a      	mov	r2, r3
 80003ca:	4b38      	ldr	r3, [pc, #224]	@ (80004ac <main+0x33c>)
 80003cc:	2100      	movs	r1, #0
 80003ce:	5499      	strb	r1, [r3, r2]
									last_digit_time = now;
 80003d0:	4a48      	ldr	r2, [pc, #288]	@ (80004f4 <main+0x384>)
 80003d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80003d6:	6013      	str	r3, [r2, #0]
									// update OLED + serial
									char t[32];
									snprintf(t, sizeof(t),
 80003d8:	1d38      	adds	r0, r7, #4
 80003da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80003de:	4a46      	ldr	r2, [pc, #280]	@ (80004f8 <main+0x388>)
 80003e0:	2120      	movs	r1, #32
 80003e2:	f005 fb89 	bl	8005af8 <sniprintf>
											"Digit %d appended\r\n", bid);
									UART2_Print(t);
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	4618      	mov	r0, r3
 80003ea:	f000 fbb1 	bl	8000b50 <UART2_Print>
									DrawPassScreen();
 80003ee:	f000 fc37 	bl	8000c60 <DrawPassScreen>
								}
								// when 4 digits collected, check pass
								if (passlen == 4) {
 80003f2:	4b2f      	ldr	r3, [pc, #188]	@ (80004b0 <main+0x340>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b04      	cmp	r3, #4
 80003f8:	f040 81be 	bne.w	8000778 <main+0x608>
									if (strcmp(passbuf, "9985") == 0) {
 80003fc:	493f      	ldr	r1, [pc, #252]	@ (80004fc <main+0x38c>)
 80003fe:	482b      	ldr	r0, [pc, #172]	@ (80004ac <main+0x33c>)
 8000400:	f7ff fea4 	bl	800014c <strcmp>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d11e      	bne.n	8000448 <main+0x2d8>
										UART2_Print(
 800040a:	483d      	ldr	r0, [pc, #244]	@ (8000500 <main+0x390>)
 800040c:	f000 fba0 	bl	8000b50 <UART2_Print>
												"PASSCODE OK - UNLOCKED\r\n");
										SSD1306_Clear();
 8000410:	f001 f9dc 	bl	80017cc <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 8000414:	4a3b      	ldr	r2, [pc, #236]	@ (8000504 <main+0x394>)
 8000416:	2100      	movs	r1, #0
 8000418:	2000      	movs	r0, #0
 800041a:	f001 fa45 	bl	80018a8 <SSD1306_WriteStringXY>
												"PASSCODE OK");
										SSD1306_Update();
 800041e:	f001 f999 	bl	8001754 <SSD1306_Update>
										HAL_Delay(600);
 8000422:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000426:	f001 fcef 	bl	8001e08 <HAL_Delay>
										ui_state = 3; // unlocked
 800042a:	4b1f      	ldr	r3, [pc, #124]	@ (80004a8 <main+0x338>)
 800042c:	2203      	movs	r2, #3
 800042e:	601a      	str	r2, [r3, #0]
										// open main menu
										menu = 0;
 8000430:	4b35      	ldr	r3, [pc, #212]	@ (8000508 <main+0x398>)
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 8000436:	4b2d      	ldr	r3, [pc, #180]	@ (80004ec <main+0x37c>)
 8000438:	2201      	movs	r2, #1
 800043a:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 800043c:	4b2b      	ldr	r3, [pc, #172]	@ (80004ec <main+0x37c>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	4618      	mov	r0, r3
 8000442:	f000 fc5f 	bl	8000d04 <ShowMainMenu>
										memset(passbuf, 0, sizeof(passbuf));
										DrawPassScreen();
									}
								}
							} // rate limit
							continue; // handled the BTN
 8000446:	e197      	b.n	8000778 <main+0x608>
										UART2_Print("PASSCODE WRONG\r\n");
 8000448:	4830      	ldr	r0, [pc, #192]	@ (800050c <main+0x39c>)
 800044a:	f000 fb81 	bl	8000b50 <UART2_Print>
										SSD1306_Clear();
 800044e:	f001 f9bd 	bl	80017cc <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 8000452:	4a2f      	ldr	r2, [pc, #188]	@ (8000510 <main+0x3a0>)
 8000454:	2100      	movs	r1, #0
 8000456:	2000      	movs	r0, #0
 8000458:	f001 fa26 	bl	80018a8 <SSD1306_WriteStringXY>
										SSD1306_Update();
 800045c:	f001 f97a 	bl	8001754 <SSD1306_Update>
										HAL_Delay(800);
 8000460:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000464:	f001 fcd0 	bl	8001e08 <HAL_Delay>
										passlen = 0;
 8000468:	4b11      	ldr	r3, [pc, #68]	@ (80004b0 <main+0x340>)
 800046a:	2200      	movs	r2, #0
 800046c:	701a      	strb	r2, [r3, #0]
										memset(passbuf, 0, sizeof(passbuf));
 800046e:	2205      	movs	r2, #5
 8000470:	2100      	movs	r1, #0
 8000472:	480e      	ldr	r0, [pc, #56]	@ (80004ac <main+0x33c>)
 8000474:	f005 fb98 	bl	8005ba8 <memset>
										DrawPassScreen();
 8000478:	f000 fbf2 	bl	8000c60 <DrawPassScreen>
							continue; // handled the BTN
 800047c:	e17c      	b.n	8000778 <main+0x608>
 800047e:	bf00      	nop
 8000480:	200002ec 	.word	0x200002ec
 8000484:	200001a0 	.word	0x200001a0
 8000488:	08006500 	.word	0x08006500
 800048c:	08006518 	.word	0x08006518
 8000490:	08006528 	.word	0x08006528
 8000494:	0800653c 	.word	0x0800653c
 8000498:	08006564 	.word	0x08006564
 800049c:	08006590 	.word	0x08006590
 80004a0:	080065b4 	.word	0x080065b4
 80004a4:	20000328 	.word	0x20000328
 80004a8:	20000324 	.word	0x20000324
 80004ac:	20000354 	.word	0x20000354
 80004b0:	20000359 	.word	0x20000359
 80004b4:	080065d8 	.word	0x080065d8
 80004b8:	080065e0 	.word	0x080065e0
 80004bc:	080065f4 	.word	0x080065f4
 80004c0:	08006600 	.word	0x08006600
 80004c4:	08006614 	.word	0x08006614
 80004c8:	20000320 	.word	0x20000320
 80004cc:	200002f0 	.word	0x200002f0
 80004d0:	08006620 	.word	0x08006620
 80004d4:	0800662c 	.word	0x0800662c
 80004d8:	200002f4 	.word	0x200002f4
 80004dc:	08006634 	.word	0x08006634
 80004e0:	08006648 	.word	0x08006648
 80004e4:	08006660 	.word	0x08006660
 80004e8:	0800666c 	.word	0x0800666c
 80004ec:	20000000 	.word	0x20000000
 80004f0:	08006684 	.word	0x08006684
 80004f4:	20000350 	.word	0x20000350
 80004f8:	0800669c 	.word	0x0800669c
 80004fc:	080066b0 	.word	0x080066b0
 8000500:	080066b8 	.word	0x080066b8
 8000504:	080066d4 	.word	0x080066d4
 8000508:	20000321 	.word	0x20000321
 800050c:	080066e0 	.word	0x080066e0
 8000510:	080066f4 	.word	0x080066f4
						} // end number mode handling

						// If ui_state == 2 (Arrow Mode) OR ui_state == 3 (Unlocked menu),
						// interpret specific buttons as navigation.
						if (ui_state == 2 || ui_state == 3) {
 8000514:	4b99      	ldr	r3, [pc, #612]	@ (800077c <main+0x60c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b02      	cmp	r3, #2
 800051a:	d004      	beq.n	8000526 <main+0x3b6>
 800051c:	4b97      	ldr	r3, [pc, #604]	@ (800077c <main+0x60c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b03      	cmp	r3, #3
 8000522:	f040 8160 	bne.w	80007e6 <main+0x676>
							// mapping: 2->UP, 8->DOWN, 4->LEFT, 6->RIGHT, 5->ENTER, 7->BACK
							switch (bid) {
 8000526:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800052a:	3b02      	subs	r3, #2
 800052c:	2b06      	cmp	r3, #6
 800052e:	f200 8117 	bhi.w	8000760 <main+0x5f0>
 8000532:	a201      	add	r2, pc, #4	@ (adr r2, 8000538 <main+0x3c8>)
 8000534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000538:	08000555 	.word	0x08000555
 800053c:	08000761 	.word	0x08000761
 8000540:	08000631 	.word	0x08000631
 8000544:	0800066b 	.word	0x0800066b
 8000548:	08000663 	.word	0x08000663
 800054c:	08000733 	.word	0x08000733
 8000550:	080005c3 	.word	0x080005c3
							case 2: // UP
								UART2_Print("ACTION: UP\r\n");
 8000554:	488a      	ldr	r0, [pc, #552]	@ (8000780 <main+0x610>)
 8000556:	f000 fafb 	bl	8000b50 <UART2_Print>
								if (ui_state == 3) { // menu navigation only when unlocked
 800055a:	4b88      	ldr	r3, [pc, #544]	@ (800077c <main+0x60c>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	2b03      	cmp	r3, #3
 8000560:	f040 8100 	bne.w	8000764 <main+0x5f4>
									if (menu == 0) {
 8000564:	4b87      	ldr	r3, [pc, #540]	@ (8000784 <main+0x614>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d112      	bne.n	8000592 <main+0x422>
										cursor--;
 800056c:	4b86      	ldr	r3, [pc, #536]	@ (8000788 <main+0x618>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	3b01      	subs	r3, #1
 8000572:	b2da      	uxtb	r2, r3
 8000574:	4b84      	ldr	r3, [pc, #528]	@ (8000788 <main+0x618>)
 8000576:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 8000578:	4b83      	ldr	r3, [pc, #524]	@ (8000788 <main+0x618>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d102      	bne.n	8000586 <main+0x416>
											cursor = 3;
 8000580:	4b81      	ldr	r3, [pc, #516]	@ (8000788 <main+0x618>)
 8000582:	2203      	movs	r2, #3
 8000584:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000586:	4b80      	ldr	r3, [pc, #512]	@ (8000788 <main+0x618>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4618      	mov	r0, r3
 800058c:	f000 fbba 	bl	8000d04 <ShowMainMenu>
										if (cursor < 1)
											cursor = 4;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 8000590:	e0e8      	b.n	8000764 <main+0x5f4>
									} else if (menu == 1) {
 8000592:	4b7c      	ldr	r3, [pc, #496]	@ (8000784 <main+0x614>)
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b01      	cmp	r3, #1
 8000598:	f040 80e4 	bne.w	8000764 <main+0x5f4>
										cursor--;
 800059c:	4b7a      	ldr	r3, [pc, #488]	@ (8000788 <main+0x618>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	3b01      	subs	r3, #1
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	4b78      	ldr	r3, [pc, #480]	@ (8000788 <main+0x618>)
 80005a6:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 80005a8:	4b77      	ldr	r3, [pc, #476]	@ (8000788 <main+0x618>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d102      	bne.n	80005b6 <main+0x446>
											cursor = 4;
 80005b0:	4b75      	ldr	r3, [pc, #468]	@ (8000788 <main+0x618>)
 80005b2:	2204      	movs	r2, #4
 80005b4:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 80005b6:	4b74      	ldr	r3, [pc, #464]	@ (8000788 <main+0x618>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fbdc 	bl	8000d78 <ShowTestEquipmentMenu>
								break;
 80005c0:	e0d0      	b.n	8000764 <main+0x5f4>
							case 8: // DOWN
								UART2_Print("ACTION: DOWN\r\n");
 80005c2:	4872      	ldr	r0, [pc, #456]	@ (800078c <main+0x61c>)
 80005c4:	f000 fac4 	bl	8000b50 <UART2_Print>
								if (ui_state == 3) {
 80005c8:	4b6c      	ldr	r3, [pc, #432]	@ (800077c <main+0x60c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2b03      	cmp	r3, #3
 80005ce:	f040 80cb 	bne.w	8000768 <main+0x5f8>
									if (menu == 0) {
 80005d2:	4b6c      	ldr	r3, [pc, #432]	@ (8000784 <main+0x614>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d112      	bne.n	8000600 <main+0x490>
										cursor++;
 80005da:	4b6b      	ldr	r3, [pc, #428]	@ (8000788 <main+0x618>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	3301      	adds	r3, #1
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	4b69      	ldr	r3, [pc, #420]	@ (8000788 <main+0x618>)
 80005e4:	701a      	strb	r2, [r3, #0]
										if (cursor > 3)
 80005e6:	4b68      	ldr	r3, [pc, #416]	@ (8000788 <main+0x618>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	d902      	bls.n	80005f4 <main+0x484>
											cursor = 1;
 80005ee:	4b66      	ldr	r3, [pc, #408]	@ (8000788 <main+0x618>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 80005f4:	4b64      	ldr	r3, [pc, #400]	@ (8000788 <main+0x618>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 fb83 	bl	8000d04 <ShowMainMenu>
										if (cursor > 4)
											cursor = 1;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 80005fe:	e0b3      	b.n	8000768 <main+0x5f8>
									} else if (menu == 1) {
 8000600:	4b60      	ldr	r3, [pc, #384]	@ (8000784 <main+0x614>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b01      	cmp	r3, #1
 8000606:	f040 80af 	bne.w	8000768 <main+0x5f8>
										cursor++;
 800060a:	4b5f      	ldr	r3, [pc, #380]	@ (8000788 <main+0x618>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	3301      	adds	r3, #1
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4b5d      	ldr	r3, [pc, #372]	@ (8000788 <main+0x618>)
 8000614:	701a      	strb	r2, [r3, #0]
										if (cursor > 4)
 8000616:	4b5c      	ldr	r3, [pc, #368]	@ (8000788 <main+0x618>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b04      	cmp	r3, #4
 800061c:	d902      	bls.n	8000624 <main+0x4b4>
											cursor = 1;
 800061e:	4b5a      	ldr	r3, [pc, #360]	@ (8000788 <main+0x618>)
 8000620:	2201      	movs	r2, #1
 8000622:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 8000624:	4b58      	ldr	r3, [pc, #352]	@ (8000788 <main+0x618>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fba5 	bl	8000d78 <ShowTestEquipmentMenu>
								break;
 800062e:	e09b      	b.n	8000768 <main+0x5f8>
							case 4: // LEFT
								UART2_Print("ACTION: LEFT\r\n");
 8000630:	4857      	ldr	r0, [pc, #348]	@ (8000790 <main+0x620>)
 8000632:	f000 fa8d 	bl	8000b50 <UART2_Print>
								// treat as "back" in menus
								if (ui_state == 3) {
 8000636:	4b51      	ldr	r3, [pc, #324]	@ (800077c <main+0x60c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b03      	cmp	r3, #3
 800063c:	f040 8096 	bne.w	800076c <main+0x5fc>
									if (menu == 1) {
 8000640:	4b50      	ldr	r3, [pc, #320]	@ (8000784 <main+0x614>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b01      	cmp	r3, #1
 8000646:	f040 8091 	bne.w	800076c <main+0x5fc>
										menu = 0;
 800064a:	4b4e      	ldr	r3, [pc, #312]	@ (8000784 <main+0x614>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 8000650:	4b4d      	ldr	r3, [pc, #308]	@ (8000788 <main+0x618>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000656:	4b4c      	ldr	r3, [pc, #304]	@ (8000788 <main+0x618>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fb52 	bl	8000d04 <ShowMainMenu>
									}
								}
								break;
 8000660:	e084      	b.n	800076c <main+0x5fc>
							case 6: // RIGHT
								UART2_Print("ACTION: RIGHT\r\n");
 8000662:	484c      	ldr	r0, [pc, #304]	@ (8000794 <main+0x624>)
 8000664:	f000 fa74 	bl	8000b50 <UART2_Print>
								// treat as select/enter fallback
								if (ui_state == 3) {
									// same as enter
									// fallthrough intentionally not done
								}
								break;
 8000668:	e085      	b.n	8000776 <main+0x606>
							case 5: // ENTER
								UART2_Print("ACTION: ENTER\r\n");
 800066a:	484b      	ldr	r0, [pc, #300]	@ (8000798 <main+0x628>)
 800066c:	f000 fa70 	bl	8000b50 <UART2_Print>

								if (ui_state == 3) {
 8000670:	4b42      	ldr	r3, [pc, #264]	@ (800077c <main+0x60c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d17b      	bne.n	8000770 <main+0x600>

									if (menu == 0) {
 8000678:	4b42      	ldr	r3, [pc, #264]	@ (8000784 <main+0x614>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d11f      	bne.n	80006c0 <main+0x550>

										if (cursor == 1) {
 8000680:	4b41      	ldr	r3, [pc, #260]	@ (8000788 <main+0x618>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b01      	cmp	r3, #1
 8000686:	d10b      	bne.n	80006a0 <main+0x530>
											menu = 1;
 8000688:	4b3e      	ldr	r3, [pc, #248]	@ (8000784 <main+0x614>)
 800068a:	2201      	movs	r2, #1
 800068c:	701a      	strb	r2, [r3, #0]
											cursor = 1;
 800068e:	4b3e      	ldr	r3, [pc, #248]	@ (8000788 <main+0x618>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
											ShowTestEquipmentMenu(cursor);
 8000694:	4b3c      	ldr	r3, [pc, #240]	@ (8000788 <main+0x618>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	4618      	mov	r0, r3
 800069a:	f000 fb6d 	bl	8000d78 <ShowTestEquipmentMenu>
											UART2_Print(
													"Open Potentiometer...\r\n");
										}
									}
								}
								break;
 800069e:	e067      	b.n	8000770 <main+0x600>
										else if (cursor == 2) {
 80006a0:	4b39      	ldr	r3, [pc, #228]	@ (8000788 <main+0x618>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d103      	bne.n	80006b0 <main+0x540>
											UART2_Print("Open NRF Control\n");
 80006a8:	483c      	ldr	r0, [pc, #240]	@ (800079c <main+0x62c>)
 80006aa:	f000 fa51 	bl	8000b50 <UART2_Print>
								break;
 80006ae:	e05f      	b.n	8000770 <main+0x600>
										else if (cursor == 3) {
 80006b0:	4b35      	ldr	r3, [pc, #212]	@ (8000788 <main+0x618>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b03      	cmp	r3, #3
 80006b6:	d15b      	bne.n	8000770 <main+0x600>
											UART2_Print("Open Autonomous\n");
 80006b8:	4839      	ldr	r0, [pc, #228]	@ (80007a0 <main+0x630>)
 80006ba:	f000 fa49 	bl	8000b50 <UART2_Print>
								break;
 80006be:	e057      	b.n	8000770 <main+0x600>
									else if (menu == 1) {
 80006c0:	4b30      	ldr	r3, [pc, #192]	@ (8000784 <main+0x614>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d153      	bne.n	8000770 <main+0x600>
										if (cursor == 1) {
 80006c8:	4b2f      	ldr	r3, [pc, #188]	@ (8000788 <main+0x618>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d10a      	bne.n	80006e6 <main+0x576>
											UART2_Print(
 80006d0:	4834      	ldr	r0, [pc, #208]	@ (80007a4 <main+0x634>)
 80006d2:	f000 fa3d 	bl	8000b50 <UART2_Print>
											Run_Joystick_Test();
 80006d6:	f000 fc5b 	bl	8000f90 <Run_Joystick_Test>
											ShowTestEquipmentMenu(cursor);
 80006da:	4b2b      	ldr	r3, [pc, #172]	@ (8000788 <main+0x618>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fb4a 	bl	8000d78 <ShowTestEquipmentMenu>
								break;
 80006e4:	e044      	b.n	8000770 <main+0x600>
										else if (cursor == 2) {
 80006e6:	4b28      	ldr	r3, [pc, #160]	@ (8000788 <main+0x618>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d10a      	bne.n	8000704 <main+0x594>
											UART2_Print(
 80006ee:	482e      	ldr	r0, [pc, #184]	@ (80007a8 <main+0x638>)
 80006f0:	f000 fa2e 	bl	8000b50 <UART2_Print>
											Run_ESP32_Serial_Test();
 80006f4:	f000 fde0 	bl	80012b8 <Run_ESP32_Serial_Test>
											ShowTestEquipmentMenu(cursor);
 80006f8:	4b23      	ldr	r3, [pc, #140]	@ (8000788 <main+0x618>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 fb3b 	bl	8000d78 <ShowTestEquipmentMenu>
								break;
 8000702:	e035      	b.n	8000770 <main+0x600>
										else if (cursor == 3) {
 8000704:	4b20      	ldr	r3, [pc, #128]	@ (8000788 <main+0x618>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d10a      	bne.n	8000722 <main+0x5b2>
											UART2_Print(
 800070c:	4827      	ldr	r0, [pc, #156]	@ (80007ac <main+0x63c>)
 800070e:	f000 fa1f 	bl	8000b50 <UART2_Print>
											Run_NRF24_Test();
 8000712:	f000 fe8f 	bl	8001434 <Run_NRF24_Test>
											ShowTestEquipmentMenu(cursor);
 8000716:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <main+0x618>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fb2c 	bl	8000d78 <ShowTestEquipmentMenu>
								break;
 8000720:	e026      	b.n	8000770 <main+0x600>
										else if (cursor == 4) {
 8000722:	4b19      	ldr	r3, [pc, #100]	@ (8000788 <main+0x618>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b04      	cmp	r3, #4
 8000728:	d122      	bne.n	8000770 <main+0x600>
											UART2_Print(
 800072a:	4821      	ldr	r0, [pc, #132]	@ (80007b0 <main+0x640>)
 800072c:	f000 fa10 	bl	8000b50 <UART2_Print>
								break;
 8000730:	e01e      	b.n	8000770 <main+0x600>

							case 7: // BACK
								UART2_Print("ACTION: BACK\r\n");
 8000732:	4820      	ldr	r0, [pc, #128]	@ (80007b4 <main+0x644>)
 8000734:	f000 fa0c 	bl	8000b50 <UART2_Print>
								if (ui_state == 3) {
 8000738:	4b10      	ldr	r3, [pc, #64]	@ (800077c <main+0x60c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b03      	cmp	r3, #3
 800073e:	d119      	bne.n	8000774 <main+0x604>
									if (menu == 1) {
 8000740:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <main+0x614>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d115      	bne.n	8000774 <main+0x604>
										menu = 0;
 8000748:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <main+0x614>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <main+0x618>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000754:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <main+0x618>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fad3 	bl	8000d04 <ShowMainMenu>
									}
								}
								break;
 800075e:	e009      	b.n	8000774 <main+0x604>
							default:
								break;
 8000760:	bf00      	nop
 8000762:	e00a      	b.n	800077a <main+0x60a>
								break;
 8000764:	bf00      	nop
 8000766:	e008      	b.n	800077a <main+0x60a>
								break;
 8000768:	bf00      	nop
 800076a:	e006      	b.n	800077a <main+0x60a>
								break;
 800076c:	bf00      	nop
 800076e:	e004      	b.n	800077a <main+0x60a>
								break;
 8000770:	bf00      	nop
 8000772:	e002      	b.n	800077a <main+0x60a>
								break;
 8000774:	bf00      	nop
							} // switch
							continue; // handled
 8000776:	e000      	b.n	800077a <main+0x60a>
							continue; // handled the BTN
 8000778:	bf00      	nop
						continue;
 800077a:	e034      	b.n	80007e6 <main+0x676>
 800077c:	20000324 	.word	0x20000324
 8000780:	08006704 	.word	0x08006704
 8000784:	20000321 	.word	0x20000321
 8000788:	20000000 	.word	0x20000000
 800078c:	08006714 	.word	0x08006714
 8000790:	08006724 	.word	0x08006724
 8000794:	08006734 	.word	0x08006734
 8000798:	08006744 	.word	0x08006744
 800079c:	08006754 	.word	0x08006754
 80007a0:	08006768 	.word	0x08006768
 80007a4:	0800677c 	.word	0x0800677c
 80007a8:	08006798 	.word	0x08006798
 80007ac:	080067b0 	.word	0x080067b0
 80007b0:	080067c8 	.word	0x080067c8
 80007b4:	080067e0 	.word	0x080067e0
						} // end arrow/unlocked handling

						// else: in idle state (ui_state==0) but no triggers yet - do nothing except counts
					} // bid valid
				} // BTN line
			} else if (ch != '\r') {
 80007b8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80007bc:	2b0d      	cmp	r3, #13
 80007be:	d012      	beq.n	80007e6 <main+0x676>
				// append char to line buffer (protect overflow)
				if (line_idx < (sizeof(line) - 1)) {
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <main+0x690>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80007c6:	d80b      	bhi.n	80007e0 <main+0x670>
					line[line_idx++] = ch;
 80007c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <main+0x690>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	1c5a      	adds	r2, r3, #1
 80007ce:	b2d1      	uxtb	r1, r2
 80007d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000800 <main+0x690>)
 80007d2:	7011      	strb	r1, [r2, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	f897 1097 	ldrb.w	r1, [r7, #151]	@ 0x97
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <main+0x694>)
 80007dc:	5499      	strb	r1, [r3, r2]
 80007de:	e002      	b.n	80007e6 <main+0x676>
				} else {
					// overflow - reset
					line_idx = 0;
 80007e0:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <main+0x690>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80007e6:	f107 0397 	add.w	r3, r7, #151	@ 0x97
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 f9ee 	bl	8000bcc <rbuf_pop>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f47f ad2a 	bne.w	800024c <main+0xdc>
				}
			}
		} // rbuf_pop processing

		HAL_Delay(1);
 80007f8:	2001      	movs	r0, #1
 80007fa:	f001 fb05 	bl	8001e08 <HAL_Delay>
	while (1) {
 80007fe:	e524      	b.n	800024a <main+0xda>
 8000800:	20000320 	.word	0x20000320
 8000804:	200002f0 	.word	0x200002f0

08000808 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b094      	sub	sp, #80	@ 0x50
 800080c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800080e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000812:	2228      	movs	r2, #40	@ 0x28
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f005 f9c6 	bl	8005ba8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000838:	2302      	movs	r3, #2
 800083a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800083c:	2301      	movs	r3, #1
 800083e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000840:	2310      	movs	r3, #16
 8000842:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000844:	2302      	movs	r3, #2
 8000846:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000848:	2300      	movs	r3, #0
 800084a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800084c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000850:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000852:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000856:	4618      	mov	r0, r3
 8000858:	f002 ff4a 	bl	80036f0 <HAL_RCC_OscConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0x5e>
		Error_Handler();
 8000862:	f000 ff03 	bl	800166c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000866:	230f      	movs	r3, #15
 8000868:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086a:	2302      	movs	r3, #2
 800086c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f003 f9b7 	bl	8003bf4 <HAL_RCC_ClockConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x88>
		Error_Handler();
 800088c:	f000 feee 	bl	800166c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000890:	2302      	movs	r3, #2
 8000892:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	4618      	mov	r0, r3
 800089c:	f003 fb38 	bl	8003f10 <HAL_RCCEx_PeriphCLKConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xa2>
		Error_Handler();
 80008a6:	f000 fee1 	bl	800166c <Error_Handler>
	}
}
 80008aa:	bf00      	nop
 80008ac:	3750      	adds	r7, #80	@ 0x50
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80008c4:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008c6:	4a19      	ldr	r2, [pc, #100]	@ (800092c <MX_ADC1_Init+0x78>)
 80008c8:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008de:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80008e2:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008e4:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80008f0:	480d      	ldr	r0, [pc, #52]	@ (8000928 <MX_ADC1_Init+0x74>)
 80008f2:	f001 faad 	bl	8001e50 <HAL_ADC_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_ADC1_Init+0x4c>
		Error_Handler();
 80008fc:	f000 feb6 	bl	800166c <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000900:	2300      	movs	r3, #0
 8000902:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000904:	2301      	movs	r3, #1
 8000906:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000908:	2305      	movs	r3, #5
 800090a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	@ (8000928 <MX_ADC1_Init+0x74>)
 8000912:	f001 fd61 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_ADC1_Init+0x6c>
		Error_Handler();
 800091c:	f000 fea6 	bl	800166c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000007c 	.word	0x2000007c
 800092c:	40012400 	.word	0x40012400

08000930 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000934:	4b12      	ldr	r3, [pc, #72]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000936:	4a13      	ldr	r2, [pc, #76]	@ (8000984 <MX_I2C1_Init+0x54>)
 8000938:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800093a:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <MX_I2C1_Init+0x50>)
 800093c:	4a12      	ldr	r2, [pc, #72]	@ (8000988 <MX_I2C1_Init+0x58>)
 800093e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000940:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094c:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <MX_I2C1_Init+0x50>)
 800094e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000952:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000956:	2200      	movs	r2, #0
 8000958:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800095a:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <MX_I2C1_Init+0x50>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <MX_I2C1_Init+0x50>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800096c:	4804      	ldr	r0, [pc, #16]	@ (8000980 <MX_I2C1_Init+0x50>)
 800096e:	f002 fa23 	bl	8002db8 <HAL_I2C_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000978:	f000 fe78 	bl	800166c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200000ac 	.word	0x200000ac
 8000984:	40005400 	.word	0x40005400
 8000988:	000186a0 	.word	0x000186a0

0800098c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <MX_SPI1_Init+0x64>)
 8000992:	4a18      	ldr	r2, [pc, #96]	@ (80009f4 <MX_SPI1_Init+0x68>)
 8000994:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000996:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_SPI1_Init+0x64>)
 8000998:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800099c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800099e:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a4:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009bc:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009be:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ca:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d0:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 80009d6:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009d8:	220a      	movs	r2, #10
 80009da:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80009dc:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_SPI1_Init+0x64>)
 80009de:	f003 fc03 	bl	80041e8 <HAL_SPI_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_SPI1_Init+0x60>
		Error_Handler();
 80009e8:	f000 fe40 	bl	800166c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000100 	.word	0x20000100
 80009f4:	40013000 	.word	0x40013000

080009f8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80009fc:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 80009fe:	4a12      	ldr	r2, [pc, #72]	@ (8000a48 <MX_USART2_UART_Init+0x50>)
 8000a00:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a02:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a08:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a1c:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a1e:	220c      	movs	r2, #12
 8000a20:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a22:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_USART2_UART_Init+0x4c>)
 8000a30:	f004 f96f 	bl	8004d12 <HAL_UART_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000a3a:	f000 fe17 	bl	800166c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000158 	.word	0x20000158
 8000a48:	40004400 	.word	0x40004400

08000a4c <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000a50:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a52:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <MX_USART3_UART_Init+0x50>)
 8000a54:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000a56:	4b10      	ldr	r3, [pc, #64]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a5c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000a70:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a72:	220c      	movs	r2, #12
 8000a74:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a76:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000a82:	4805      	ldr	r0, [pc, #20]	@ (8000a98 <MX_USART3_UART_Init+0x4c>)
 8000a84:	f004 f945 	bl	8004d12 <HAL_UART_Init>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000a8e:	f000 fded 	bl	800166c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200001a0 	.word	0x200001a0
 8000a9c:	40004800 	.word	0x40004800

08000aa0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b088      	sub	sp, #32
 8000aa4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000aa6:	f107 0310 	add.w	r3, r7, #16
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab4:	4b24      	ldr	r3, [pc, #144]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000aba:	f043 0310 	orr.w	r3, r3, #16
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0310 	and.w	r3, r3, #16
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ad2:	f043 0320 	orr.w	r3, r3, #32
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0320 	and.w	r3, r3, #32
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000afc:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a11      	ldr	r2, [pc, #68]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000b02:	f043 0308 	orr.w	r3, r3, #8
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <MX_GPIO_Init+0xa8>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0308 	and.w	r3, r3, #8
 8000b10:	603b      	str	r3, [r7, #0]
 8000b12:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_13, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b1a:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <MX_GPIO_Init+0xac>)
 8000b1c:	f002 f934 	bl	8002d88 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 8000b20:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000b24:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b26:	2301      	movs	r3, #1
 8000b28:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b32:	f107 0310 	add.w	r3, r7, #16
 8000b36:	4619      	mov	r1, r3
 8000b38:	4804      	ldr	r0, [pc, #16]	@ (8000b4c <MX_GPIO_Init+0xac>)
 8000b3a:	f001 ffa1 	bl	8002a80 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000b3e:	bf00      	nop
 8000b40:	3720      	adds	r7, #32
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010c00 	.word	0x40010c00

08000b50 <UART2_Print>:

/* USER CODE BEGIN 4 */

static inline void UART2_Print(const char *s) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff fb01 	bl	8000160 <strlen>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	4803      	ldr	r0, [pc, #12]	@ (8000b78 <UART2_Print+0x28>)
 8000b6a:	f004 f922 	bl	8004db2 <HAL_UART_Transmit>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000158 	.word	0x20000158

08000b7c <rbuf_push>:

/* ---------- ring buffer helpers ---------- */
static inline void rbuf_push(uint8_t b) {
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	uint16_t next = (rhead + 1) & (RBUF_SIZE - 1);
 8000b86:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <rbuf_push+0x44>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	81fb      	strh	r3, [r7, #14]
	if (next != rtail) {
 8000b94:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc4 <rbuf_push+0x48>)
 8000b96:	881b      	ldrh	r3, [r3, #0]
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	89fa      	ldrh	r2, [r7, #14]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d009      	beq.n	8000bb4 <rbuf_push+0x38>
		rbuf[rhead] = b;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <rbuf_push+0x44>)
 8000ba2:	881b      	ldrh	r3, [r3, #0]
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4a07      	ldr	r2, [pc, #28]	@ (8000bc8 <rbuf_push+0x4c>)
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	5453      	strb	r3, [r2, r1]
		rhead = next;
 8000bae:	4a04      	ldr	r2, [pc, #16]	@ (8000bc0 <rbuf_push+0x44>)
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	8013      	strh	r3, [r2, #0]
	}
}
 8000bb4:	bf00      	nop
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	200002e8 	.word	0x200002e8
 8000bc4:	200002ea 	.word	0x200002ea
 8000bc8:	200001e8 	.word	0x200001e8

08000bcc <rbuf_pop>:

static inline int rbuf_pop(uint8_t *out) {
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	if (rtail == rhead)
 8000bd4:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <rbuf_pop+0x4c>)
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	4b10      	ldr	r3, [pc, #64]	@ (8000c1c <rbuf_pop+0x50>)
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d101      	bne.n	8000be8 <rbuf_pop+0x1c>
		return 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	e012      	b.n	8000c0e <rbuf_pop+0x42>
	*out = rbuf[rtail];
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <rbuf_pop+0x4c>)
 8000bea:	881b      	ldrh	r3, [r3, #0]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	461a      	mov	r2, r3
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c20 <rbuf_pop+0x54>)
 8000bf2:	5c9b      	ldrb	r3, [r3, r2]
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	701a      	strb	r2, [r3, #0]
	rtail = (rtail + 1) & (RBUF_SIZE - 1);
 8000bfa:	4b07      	ldr	r3, [pc, #28]	@ (8000c18 <rbuf_pop+0x4c>)
 8000bfc:	881b      	ldrh	r3, [r3, #0]
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	3301      	adds	r3, #1
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	4b03      	ldr	r3, [pc, #12]	@ (8000c18 <rbuf_pop+0x4c>)
 8000c0a:	801a      	strh	r2, [r3, #0]
	return 1;
 8000c0c:	2301      	movs	r3, #1
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bc80      	pop	{r7}
 8000c16:	4770      	bx	lr
 8000c18:	200002ea 	.word	0x200002ea
 8000c1c:	200002e8 	.word	0x200002e8
 8000c20:	200001e8 	.word	0x200001e8

08000c24 <HAL_UART_RxCpltCallback>:

/* UART3 RX complete callback */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <HAL_UART_RxCpltCallback+0x30>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d109      	bne.n	8000c4a <HAL_UART_RxCpltCallback+0x26>
		rbuf_push(rx3_byte);
 8000c36:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <HAL_UART_RxCpltCallback+0x34>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ff9e 	bl	8000b7c <rbuf_push>
		HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000c40:	2201      	movs	r2, #1
 8000c42:	4905      	ldr	r1, [pc, #20]	@ (8000c58 <HAL_UART_RxCpltCallback+0x34>)
 8000c44:	4805      	ldr	r0, [pc, #20]	@ (8000c5c <HAL_UART_RxCpltCallback+0x38>)
 8000c46:	f004 f93f 	bl	8004ec8 <HAL_UART_Receive_IT>
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40004800 	.word	0x40004800
 8000c58:	200002ec 	.word	0x200002ec
 8000c5c:	200001a0 	.word	0x200001a0

08000c60 <DrawPassScreen>:
	HAL_UART_Transmit(&huart3, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
}

/* ---------- SSD1306 UI helpers ---------- */

void DrawPassScreen(void) {
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b089      	sub	sp, #36	@ 0x24
 8000c64:	af04      	add	r7, sp, #16
	SSD1306_Clear();
 8000c66:	f000 fdb1 	bl	80017cc <SSD1306_Clear>

	SSD1306_WriteStringXY(0, 0, "MODE: NUMBER");
 8000c6a:	4a21      	ldr	r2, [pc, #132]	@ (8000cf0 <DrawPassScreen+0x90>)
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fe1a 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Enter Pass:");
 8000c74:	4a1f      	ldr	r2, [pc, #124]	@ (8000cf4 <DrawPassScreen+0x94>)
 8000c76:	210c      	movs	r1, #12
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f000 fe15 	bl	80018a8 <SSD1306_WriteStringXY>

	char disp[16];
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <DrawPassScreen+0x98>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d003      	beq.n	8000c8e <DrawPassScreen+0x2e>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000c86:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <DrawPassScreen+0x9c>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000c8a:	461c      	mov	r4, r3
 8000c8c:	e000      	b.n	8000c90 <DrawPassScreen+0x30>
 8000c8e:	245f      	movs	r4, #95	@ 0x5f
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000c90:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <DrawPassScreen+0x98>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d903      	bls.n	8000ca0 <DrawPassScreen+0x40>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000c98:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <DrawPassScreen+0x9c>)
 8000c9a:	785b      	ldrb	r3, [r3, #1]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	e000      	b.n	8000ca2 <DrawPassScreen+0x42>
 8000ca0:	225f      	movs	r2, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000ca2:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <DrawPassScreen+0x98>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d903      	bls.n	8000cb2 <DrawPassScreen+0x52>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000caa:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <DrawPassScreen+0x9c>)
 8000cac:	789b      	ldrb	r3, [r3, #2]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000cae:	4619      	mov	r1, r3
 8000cb0:	e000      	b.n	8000cb4 <DrawPassScreen+0x54>
 8000cb2:	215f      	movs	r1, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000cb4:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <DrawPassScreen+0x98>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000cb8:	2b03      	cmp	r3, #3
 8000cba:	d902      	bls.n	8000cc2 <DrawPassScreen+0x62>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <DrawPassScreen+0x9c>)
 8000cbe:	78db      	ldrb	r3, [r3, #3]
 8000cc0:	e000      	b.n	8000cc4 <DrawPassScreen+0x64>
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000cc2:	235f      	movs	r3, #95	@ 0x5f
 8000cc4:	4638      	mov	r0, r7
 8000cc6:	9302      	str	r3, [sp, #8]
 8000cc8:	9101      	str	r1, [sp, #4]
 8000cca:	9200      	str	r2, [sp, #0]
 8000ccc:	4623      	mov	r3, r4
 8000cce:	4a0c      	ldr	r2, [pc, #48]	@ (8000d00 <DrawPassScreen+0xa0>)
 8000cd0:	2110      	movs	r1, #16
 8000cd2:	f004 ff11 	bl	8005af8 <sniprintf>

	SSD1306_WriteStringXY(0, 28, disp);
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	461a      	mov	r2, r3
 8000cda:	211c      	movs	r1, #28
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f000 fde3 	bl	80018a8 <SSD1306_WriteStringXY>

	SSD1306_Update();
 8000ce2:	f000 fd37 	bl	8001754 <SSD1306_Update>
}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd90      	pop	{r4, r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	080067f0 	.word	0x080067f0
 8000cf4:	08006800 	.word	0x08006800
 8000cf8:	20000359 	.word	0x20000359
 8000cfc:	20000354 	.word	0x20000354
 8000d00:	0800680c 	.word	0x0800680c

08000d04 <ShowMainMenu>:

void ShowMainMenu(uint8_t sel) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	SSD1306_Clear();
 8000d0e:	f000 fd5d 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 5,
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d101      	bne.n	8000d1c <ShowMainMenu+0x18>
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <ShowMainMenu+0x5c>)
 8000d1a:	e000      	b.n	8000d1e <ShowMainMenu+0x1a>
 8000d1c:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <ShowMainMenu+0x60>)
 8000d1e:	461a      	mov	r2, r3
 8000d20:	2105      	movs	r1, #5
 8000d22:	2000      	movs	r0, #0
 8000d24:	f000 fdc0 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 1) ? "> 1) Test Equipment" : "  1) Test Equipment");
	SSD1306_WriteStringXY(0, 20,
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d101      	bne.n	8000d32 <ShowMainMenu+0x2e>
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <ShowMainMenu+0x64>)
 8000d30:	e000      	b.n	8000d34 <ShowMainMenu+0x30>
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <ShowMainMenu+0x68>)
 8000d34:	461a      	mov	r2, r3
 8000d36:	2114      	movs	r1, #20
 8000d38:	2000      	movs	r0, #0
 8000d3a:	f000 fdb5 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 2) ? "> 2) NRF Control" : "  2) NRF Control");
	SSD1306_WriteStringXY(0, 35,
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d101      	bne.n	8000d48 <ShowMainMenu+0x44>
 8000d44:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <ShowMainMenu+0x6c>)
 8000d46:	e000      	b.n	8000d4a <ShowMainMenu+0x46>
 8000d48:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <ShowMainMenu+0x70>)
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	2123      	movs	r1, #35	@ 0x23
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f000 fdaa 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 3) ? "> 3) Autonomous Ctrl" : "  3) Autonomous Ctrl");
	SSD1306_Update();
 8000d54:	f000 fcfe 	bl	8001754 <SSD1306_Update>
}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	0800681c 	.word	0x0800681c
 8000d64:	08006830 	.word	0x08006830
 8000d68:	08006844 	.word	0x08006844
 8000d6c:	08006858 	.word	0x08006858
 8000d70:	0800686c 	.word	0x0800686c
 8000d74:	08006884 	.word	0x08006884

08000d78 <ShowTestEquipmentMenu>:

void ShowTestEquipmentMenu(uint8_t sel) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
	SSD1306_Clear();
 8000d82:	f000 fd23 	bl	80017cc <SSD1306_Clear>

	SSD1306_WriteStringXY(0, 5,
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d101      	bne.n	8000d90 <ShowTestEquipmentMenu+0x18>
 8000d8c:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <ShowTestEquipmentMenu+0x74>)
 8000d8e:	e000      	b.n	8000d92 <ShowTestEquipmentMenu+0x1a>
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <ShowTestEquipmentMenu+0x78>)
 8000d92:	461a      	mov	r2, r3
 8000d94:	2105      	movs	r1, #5
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 fd86 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 1) ? "> 1) Test Joy stick" : "  1) Test Joy stick");
	SSD1306_WriteStringXY(0, 20,
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d101      	bne.n	8000da6 <ShowTestEquipmentMenu+0x2e>
 8000da2:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <ShowTestEquipmentMenu+0x7c>)
 8000da4:	e000      	b.n	8000da8 <ShowTestEquipmentMenu+0x30>
 8000da6:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <ShowTestEquipmentMenu+0x80>)
 8000da8:	461a      	mov	r2, r3
 8000daa:	2114      	movs	r1, #20
 8000dac:	2000      	movs	r0, #0
 8000dae:	f000 fd7b 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 2) ? "> 2) ESP32 Serial" : "  2) ESP32 Serial");
	SSD1306_WriteStringXY(0, 35,
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	2b03      	cmp	r3, #3
 8000db6:	d101      	bne.n	8000dbc <ShowTestEquipmentMenu+0x44>
 8000db8:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <ShowTestEquipmentMenu+0x84>)
 8000dba:	e000      	b.n	8000dbe <ShowTestEquipmentMenu+0x46>
 8000dbc:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <ShowTestEquipmentMenu+0x88>)
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	2123      	movs	r1, #35	@ 0x23
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f000 fd70 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 3) ? "> 3) NRF Module" : "  3) NRF Module");
	SSD1306_WriteStringXY(0, 55,
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b04      	cmp	r3, #4
 8000dcc:	d101      	bne.n	8000dd2 <ShowTestEquipmentMenu+0x5a>
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <ShowTestEquipmentMenu+0x8c>)
 8000dd0:	e000      	b.n	8000dd4 <ShowTestEquipmentMenu+0x5c>
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <ShowTestEquipmentMenu+0x90>)
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	2137      	movs	r1, #55	@ 0x37
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 fd65 	bl	80018a8 <SSD1306_WriteStringXY>
			(sel == 4) ? "> 4) Potentiometer" : "  4) Potentiometer");
	SSD1306_Update();
 8000dde:	f000 fcb9 	bl	8001754 <SSD1306_Update>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	0800689c 	.word	0x0800689c
 8000df0:	080068b0 	.word	0x080068b0
 8000df4:	080068c4 	.word	0x080068c4
 8000df8:	080068d8 	.word	0x080068d8
 8000dfc:	080068ec 	.word	0x080068ec
 8000e00:	080068fc 	.word	0x080068fc
 8000e04:	0800690c 	.word	0x0800690c
 8000e08:	08006920 	.word	0x08006920

08000e0c <reset_all_btn_counts>:
	SSD1306_WriteStringXY((128 - strlen(s) * 6) / 2, y, s);
	SSD1306_Update();
}

/* ---------- utility: reset mode counters ---------- */
void reset_all_btn_counts(void) {
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	e007      	b.n	8000e28 <reset_all_btn_counts+0x1c>
		btn_counts[i] = 0;
 8000e18:	4a08      	ldr	r2, [pc, #32]	@ (8000e3c <reset_all_btn_counts+0x30>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	3301      	adds	r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b09      	cmp	r3, #9
 8000e2c:	ddf4      	ble.n	8000e18 <reset_all_btn_counts+0xc>
}
 8000e2e:	bf00      	nop
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000328 	.word	0x20000328

08000e40 <ResetToPasscodeScreen>:
void ResetToPasscodeScreen(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	// Reset all states
	ui_state = 1;   // Number mode
 8000e44:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <ResetToPasscodeScreen+0x68>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	601a      	str	r2, [r3, #0]
	menu = 0;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <ResetToPasscodeScreen+0x6c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
	cursor = 1;
 8000e50:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <ResetToPasscodeScreen+0x70>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]

	// Reset password buffer
	passlen = 0;
 8000e56:	4b17      	ldr	r3, [pc, #92]	@ (8000eb4 <ResetToPasscodeScreen+0x74>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 8000e5c:	2205      	movs	r2, #5
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4815      	ldr	r0, [pc, #84]	@ (8000eb8 <ResetToPasscodeScreen+0x78>)
 8000e62:	f004 fea1 	bl	8005ba8 <memset>

	// Clear button counters
	reset_all_btn_counts();
 8000e66:	f7ff ffd1 	bl	8000e0c <reset_all_btn_counts>

	// OLED message
	SSD1306_Clear();
 8000e6a:	f000 fcaf 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "RESET TRIGGERED");
 8000e6e:	4a13      	ldr	r2, [pc, #76]	@ (8000ebc <ResetToPasscodeScreen+0x7c>)
 8000e70:	2100      	movs	r1, #0
 8000e72:	2000      	movs	r0, #0
 8000e74:	f000 fd18 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Returning to");
 8000e78:	4a11      	ldr	r2, [pc, #68]	@ (8000ec0 <ResetToPasscodeScreen+0x80>)
 8000e7a:	210e      	movs	r1, #14
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f000 fd13 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "Passcode Screen...");
 8000e82:	4a10      	ldr	r2, [pc, #64]	@ (8000ec4 <ResetToPasscodeScreen+0x84>)
 8000e84:	211a      	movs	r1, #26
 8000e86:	2000      	movs	r0, #0
 8000e88:	f000 fd0e 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000e8c:	f000 fc62 	bl	8001754 <SSD1306_Update>
	HAL_Delay(800);
 8000e90:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000e94:	f000 ffb8 	bl	8001e08 <HAL_Delay>

	// Now show enter-pass screen
	DrawPassScreen();
 8000e98:	f7ff fee2 	bl	8000c60 <DrawPassScreen>

	// Debug serial print
	UART2_Print("RESET  PASSCODE SCREEN\r\n");
 8000e9c:	480a      	ldr	r0, [pc, #40]	@ (8000ec8 <ResetToPasscodeScreen+0x88>)
 8000e9e:	f7ff fe57 	bl	8000b50 <UART2_Print>
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000324 	.word	0x20000324
 8000eac:	20000321 	.word	0x20000321
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000359 	.word	0x20000359
 8000eb8:	20000354 	.word	0x20000354
 8000ebc:	08006934 	.word	0x08006934
 8000ec0:	08006944 	.word	0x08006944
 8000ec4:	08006954 	.word	0x08006954
 8000ec8:	08006968 	.word	0x08006968

08000ecc <nrf24_read_reg>:

// ---------- nRF24 SPI helpers ----------

uint8_t nrf24_read_reg(uint8_t reg) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NRF_CMD_R_REGISTER | (reg & 0x1F);
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f003 031f 	and.w	r3, r3, #31
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	73fb      	strb	r3, [r7, #15]
	uint8_t val = 0xFF;
 8000ee0:	23ff      	movs	r3, #255	@ 0xff
 8000ee2:	73bb      	strb	r3, [r7, #14]

	CSN_LOW();  // CSN LOW = start SPI transaction
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eea:	480f      	ldr	r0, [pc, #60]	@ (8000f28 <nrf24_read_reg+0x5c>)
 8000eec:	f001 ff4c 	bl	8002d88 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000ef0:	f107 010f 	add.w	r1, r7, #15
 8000ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef8:	2201      	movs	r2, #1
 8000efa:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <nrf24_read_reg+0x60>)
 8000efc:	f003 f9f8 	bl	80042f0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &val, 1, HAL_MAX_DELAY);
 8000f00:	f107 010e 	add.w	r1, r7, #14
 8000f04:	f04f 33ff 	mov.w	r3, #4294967295
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <nrf24_read_reg+0x60>)
 8000f0c:	f003 fb34 	bl	8004578 <HAL_SPI_Receive>

	CSN_HIGH(); // CSN HIGH = end SPI transaction
 8000f10:	2201      	movs	r2, #1
 8000f12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f16:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <nrf24_read_reg+0x5c>)
 8000f18:	f001 ff36 	bl	8002d88 <HAL_GPIO_WritePin>

	return val;
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40010c00 	.word	0x40010c00
 8000f2c:	20000100 	.word	0x20000100

08000f30 <nrf24_write_reg>:

void nrf24_write_reg(uint8_t reg, uint8_t value) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	460a      	mov	r2, r1
 8000f3a:	71fb      	strb	r3, [r7, #7]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = NRF_CMD_W_REGISTER | (reg & 0x1F);
 8000f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f44:	f003 031f 	and.w	r3, r3, #31
 8000f48:	b25b      	sxtb	r3, r3
 8000f4a:	f043 0320 	orr.w	r3, r3, #32
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8000f54:	79bb      	ldrb	r3, [r7, #6]
 8000f56:	737b      	strb	r3, [r7, #13]

	CSN_LOW();
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f5e:	480a      	ldr	r0, [pc, #40]	@ (8000f88 <nrf24_write_reg+0x58>)
 8000f60:	f001 ff12 	bl	8002d88 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8000f64:	f107 010c 	add.w	r1, r7, #12
 8000f68:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <nrf24_write_reg+0x5c>)
 8000f70:	f003 f9be 	bl	80042f0 <HAL_SPI_Transmit>
	CSN_HIGH();
 8000f74:	2201      	movs	r2, #1
 8000f76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f7a:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <nrf24_write_reg+0x58>)
 8000f7c:	f001 ff04 	bl	8002d88 <HAL_GPIO_WritePin>
}
 8000f80:	bf00      	nop
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40010c00 	.word	0x40010c00
 8000f8c:	20000100 	.word	0x20000100

08000f90 <Run_Joystick_Test>:

void Run_Joystick_Test(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b0a2      	sub	sp, #136	@ 0x88
 8000f94:	af00      	add	r7, sp, #0
	UART2_Print("=== JOYSTICK TEST STARTED ===\r\n");
 8000f96:	48b3      	ldr	r0, [pc, #716]	@ (8001264 <Run_Joystick_Test+0x2d4>)
 8000f98:	f7ff fdda 	bl	8000b50 <UART2_Print>

	SSD1306_Clear();
 8000f9c:	f000 fc16 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Joystick Test");
 8000fa0:	4ab1      	ldr	r2, [pc, #708]	@ (8001268 <Run_Joystick_Test+0x2d8>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f000 fc7f 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Reading values...");
 8000faa:	4ab0      	ldr	r2, [pc, #704]	@ (800126c <Run_Joystick_Test+0x2dc>)
 8000fac:	210e      	movs	r1, #14
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f000 fc7a 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8000fb4:	f000 fbce 	bl	8001754 <SSD1306_Update>

	uint16_t centerY = 2700;
 8000fb8:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8000fbc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
	uint16_t centerX = 3150;
 8000fc0:	f640 434e 	movw	r3, #3150	@ 0xc4e
 8000fc4:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

	const int deadzone = 300;
 8000fc8:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000fcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const int threshold = 600;
 8000fce:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000fd2:	67bb      	str	r3, [r7, #120]	@ 0x78

	while (1) {

		/* ========== READ BTN FROM ESP32 ========== */
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8000fd4:	e04f      	b.n	8001076 <Run_Joystick_Test+0xe6>

			if (ch == '\n') {
 8000fd6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000fda:	2b0a      	cmp	r3, #10
 8000fdc:	d134      	bne.n	8001048 <Run_Joystick_Test+0xb8>
				line[line_idx] = 0;
 8000fde:	4ba4      	ldr	r3, [pc, #656]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4ba3      	ldr	r3, [pc, #652]	@ (8001274 <Run_Joystick_Test+0x2e4>)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8000fea:	4ba1      	ldr	r3, [pc, #644]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 8000ff0:	2204      	movs	r2, #4
 8000ff2:	49a1      	ldr	r1, [pc, #644]	@ (8001278 <Run_Joystick_Test+0x2e8>)
 8000ff4:	489f      	ldr	r0, [pc, #636]	@ (8001274 <Run_Joystick_Test+0x2e4>)
 8000ff6:	f004 fddf 	bl	8005bb8 <strncmp>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d13a      	bne.n	8001076 <Run_Joystick_Test+0xe6>
					int bid = atoi(&line[4]);
 8001000:	489e      	ldr	r0, [pc, #632]	@ (800127c <Run_Joystick_Test+0x2ec>)
 8001002:	f004 fcf1 	bl	80059e8 <atoi>
 8001006:	6738      	str	r0, [r7, #112]	@ 0x70
					btn_counts[bid]++;
 8001008:	4a9d      	ldr	r2, [pc, #628]	@ (8001280 <Run_Joystick_Test+0x2f0>)
 800100a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800100c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001010:	1c5a      	adds	r2, r3, #1
 8001012:	499b      	ldr	r1, [pc, #620]	@ (8001280 <Run_Joystick_Test+0x2f0>)
 8001014:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					/* EXIT ON BUTTON 7 */
					if (bid == 7) {
 800101a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800101c:	2b07      	cmp	r3, #7
 800101e:	d12a      	bne.n	8001076 <Run_Joystick_Test+0xe6>
						btn_counts[7] = 0;
 8001020:	4b97      	ldr	r3, [pc, #604]	@ (8001280 <Run_Joystick_Test+0x2f0>)
 8001022:	2200      	movs	r2, #0
 8001024:	61da      	str	r2, [r3, #28]
						UART2_Print("Exiting Joystick Test...\r\n");
 8001026:	4897      	ldr	r0, [pc, #604]	@ (8001284 <Run_Joystick_Test+0x2f4>)
 8001028:	f7ff fd92 	bl	8000b50 <UART2_Print>

						SSD1306_Clear();
 800102c:	f000 fbce 	bl	80017cc <SSD1306_Clear>
						SSD1306_WriteStringXY(0, 0, "Exiting...");
 8001030:	4a95      	ldr	r2, [pc, #596]	@ (8001288 <Run_Joystick_Test+0x2f8>)
 8001032:	2100      	movs	r1, #0
 8001034:	2000      	movs	r0, #0
 8001036:	f000 fc37 	bl	80018a8 <SSD1306_WriteStringXY>
						SSD1306_Update();
 800103a:	f000 fb8b 	bl	8001754 <SSD1306_Update>

						HAL_Delay(300);
 800103e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001042:	f000 fee1 	bl	8001e08 <HAL_Delay>
						return;
 8001046:	e10a      	b.n	800125e <Run_Joystick_Test+0x2ce>
					}
				}
			} else if (ch != '\r') {
 8001048:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800104c:	2b0d      	cmp	r3, #13
 800104e:	d012      	beq.n	8001076 <Run_Joystick_Test+0xe6>
				if (line_idx < sizeof(line) - 1)
 8001050:	4b87      	ldr	r3, [pc, #540]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b2e      	cmp	r3, #46	@ 0x2e
 8001056:	d80b      	bhi.n	8001070 <Run_Joystick_Test+0xe0>
					line[line_idx++] = ch;
 8001058:	4b85      	ldr	r3, [pc, #532]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	1c5a      	adds	r2, r3, #1
 800105e:	b2d1      	uxtb	r1, r2
 8001060:	4a83      	ldr	r2, [pc, #524]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 8001062:	7011      	strb	r1, [r2, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 800106a:	4b82      	ldr	r3, [pc, #520]	@ (8001274 <Run_Joystick_Test+0x2e4>)
 800106c:	5499      	strb	r1, [r3, r2]
 800106e:	e002      	b.n	8001076 <Run_Joystick_Test+0xe6>
				else
					line_idx = 0;
 8001070:	4b7f      	ldr	r3, [pc, #508]	@ (8001270 <Run_Joystick_Test+0x2e0>)
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001076:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fda6 	bl	8000bcc <rbuf_pop>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1a7      	bne.n	8000fd6 <Run_Joystick_Test+0x46>
			}
		}

		/* ========== READ ADC Y ========== */
		ADC_ChannelConfTypeDef sConfig = { 0 };
 8001086:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
		sConfig.Channel = ADC_CHANNEL_0;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
		sConfig.Rank = ADC_REGULAR_RANK_1;
 8001096:	2301      	movs	r3, #1
 8001098:	62bb      	str	r3, [r7, #40]	@ 0x28
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800109a:	2305      	movs	r3, #5
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800109e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a2:	4619      	mov	r1, r3
 80010a4:	4879      	ldr	r0, [pc, #484]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010a6:	f001 f997 	bl	80023d8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 80010aa:	4878      	ldr	r0, [pc, #480]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010ac:	f000 ffa8 	bl	8002000 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010b0:	f04f 31ff 	mov.w	r1, #4294967295
 80010b4:	4875      	ldr	r0, [pc, #468]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010b6:	f001 f87d 	bl	80021b4 <HAL_ADC_PollForConversion>
		joyY = HAL_ADC_GetValue(&hadc1);
 80010ba:	4874      	ldr	r0, [pc, #464]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010bc:	f001 f980 	bl	80023c0 <HAL_ADC_GetValue>
 80010c0:	4603      	mov	r3, r0
 80010c2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

		/* ========== READ ADC X ========== */
		sConfig.Channel = ADC_CHANNEL_1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	4619      	mov	r1, r3
 80010d0:	486e      	ldr	r0, [pc, #440]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010d2:	f001 f981 	bl	80023d8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 80010d6:	486d      	ldr	r0, [pc, #436]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010d8:	f000 ff92 	bl	8002000 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010dc:	f04f 31ff 	mov.w	r1, #4294967295
 80010e0:	486a      	ldr	r0, [pc, #424]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010e2:	f001 f867 	bl	80021b4 <HAL_ADC_PollForConversion>
		joyX = HAL_ADC_GetValue(&hadc1);
 80010e6:	4869      	ldr	r0, [pc, #420]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010e8:	f001 f96a 	bl	80023c0 <HAL_ADC_GetValue>
 80010ec:	4603      	mov	r3, r0
 80010ee:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
		HAL_ADC_Stop(&hadc1);
 80010f2:	4866      	ldr	r0, [pc, #408]	@ (800128c <Run_Joystick_Test+0x2fc>)
 80010f4:	f001 f832 	bl	800215c <HAL_ADC_Stop>

		/* ---------- PROCESS ---------- */
		dy = joyY - centerY;
 80010f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80010fc:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	b29b      	uxth	r3, r3
 8001104:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		dx = joyX - centerX;
 8001108:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800110c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	b29b      	uxth	r3, r3
 8001114:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (abs(dy) < deadzone)
 8001118:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 800111c:	2b00      	cmp	r3, #0
 800111e:	bfb8      	it	lt
 8001120:	425b      	neglt	r3, r3
 8001122:	b29b      	uxth	r3, r3
 8001124:	461a      	mov	r2, r3
 8001126:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001128:	4293      	cmp	r3, r2
 800112a:	dd02      	ble.n	8001132 <Run_Joystick_Test+0x1a2>
			dy = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		if (abs(dx) < deadzone)
 8001132:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001136:	2b00      	cmp	r3, #0
 8001138:	bfb8      	it	lt
 800113a:	425b      	neglt	r3, r3
 800113c:	b29b      	uxth	r3, r3
 800113e:	461a      	mov	r2, r3
 8001140:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001142:	4293      	cmp	r3, r2
 8001144:	dd02      	ble.n	800114c <Run_Joystick_Test+0x1bc>
			dx = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (dy < -threshold)
 800114c:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 8001150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001152:	425b      	negs	r3, r3
 8001154:	429a      	cmp	r2, r3
 8001156:	da06      	bge.n	8001166 <Run_Joystick_Test+0x1d6>
			sprintf(buffer, "UP      Value: 0\r\n");
 8001158:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800115c:	494c      	ldr	r1, [pc, #304]	@ (8001290 <Run_Joystick_Test+0x300>)
 800115e:	4618      	mov	r0, r3
 8001160:	f004 fd00 	bl	8005b64 <siprintf>
 8001164:	e02d      	b.n	80011c2 <Run_Joystick_Test+0x232>
		else if (dy > threshold)
 8001166:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 800116a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800116c:	429a      	cmp	r2, r3
 800116e:	da06      	bge.n	800117e <Run_Joystick_Test+0x1ee>
			sprintf(buffer, "DOWN    Value: 4095\r\n");
 8001170:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001174:	4947      	ldr	r1, [pc, #284]	@ (8001294 <Run_Joystick_Test+0x304>)
 8001176:	4618      	mov	r0, r3
 8001178:	f004 fcf4 	bl	8005b64 <siprintf>
 800117c:	e021      	b.n	80011c2 <Run_Joystick_Test+0x232>
		else if (dx < -threshold)
 800117e:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 8001182:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001184:	425b      	negs	r3, r3
 8001186:	429a      	cmp	r2, r3
 8001188:	da06      	bge.n	8001198 <Run_Joystick_Test+0x208>
			sprintf(buffer, "LEFT    Value: 0\r\n");
 800118a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800118e:	4942      	ldr	r1, [pc, #264]	@ (8001298 <Run_Joystick_Test+0x308>)
 8001190:	4618      	mov	r0, r3
 8001192:	f004 fce7 	bl	8005b64 <siprintf>
 8001196:	e014      	b.n	80011c2 <Run_Joystick_Test+0x232>
		else if (dx > threshold)
 8001198:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 800119c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800119e:	429a      	cmp	r2, r3
 80011a0:	da06      	bge.n	80011b0 <Run_Joystick_Test+0x220>
			sprintf(buffer, "RIGHT   Value: 4095\r\n");
 80011a2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011a6:	493d      	ldr	r1, [pc, #244]	@ (800129c <Run_Joystick_Test+0x30c>)
 80011a8:	4618      	mov	r0, r3
 80011aa:	f004 fcdb 	bl	8005b64 <siprintf>
 80011ae:	e008      	b.n	80011c2 <Run_Joystick_Test+0x232>
		else
			sprintf(buffer, "CENTER  Y=%u  X=%u\r\n", joyY, joyX);
 80011b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80011b4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80011b8:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80011bc:	4938      	ldr	r1, [pc, #224]	@ (80012a0 <Run_Joystick_Test+0x310>)
 80011be:	f004 fcd1 	bl	8005b64 <siprintf>

		UART2_Print(buffer);
 80011c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fcc2 	bl	8000b50 <UART2_Print>

		/* ---------- OLED UPDATE ---------- */
		SSD1306_Clear();
 80011cc:	f000 fafe 	bl	80017cc <SSD1306_Clear>
		SSD1306_WriteStringXY(0, 0, "Joystick Test");
 80011d0:	4a25      	ldr	r2, [pc, #148]	@ (8001268 <Run_Joystick_Test+0x2d8>)
 80011d2:	2100      	movs	r1, #0
 80011d4:	2000      	movs	r0, #0
 80011d6:	f000 fb67 	bl	80018a8 <SSD1306_WriteStringXY>

		if (dy < -threshold)
 80011da:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 80011de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011e0:	425b      	negs	r3, r3
 80011e2:	429a      	cmp	r2, r3
 80011e4:	da05      	bge.n	80011f2 <Run_Joystick_Test+0x262>
			SSD1306_WriteStringXY(0, 16, "UP      Val:0");
 80011e6:	4a2f      	ldr	r2, [pc, #188]	@ (80012a4 <Run_Joystick_Test+0x314>)
 80011e8:	2110      	movs	r1, #16
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 fb5c 	bl	80018a8 <SSD1306_WriteStringXY>
 80011f0:	e02f      	b.n	8001252 <Run_Joystick_Test+0x2c2>
		else if (dy > threshold)
 80011f2:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 80011f6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80011f8:	429a      	cmp	r2, r3
 80011fa:	da05      	bge.n	8001208 <Run_Joystick_Test+0x278>
			SSD1306_WriteStringXY(0, 16, "DOWN    Val:4095");
 80011fc:	4a2a      	ldr	r2, [pc, #168]	@ (80012a8 <Run_Joystick_Test+0x318>)
 80011fe:	2110      	movs	r1, #16
 8001200:	2000      	movs	r0, #0
 8001202:	f000 fb51 	bl	80018a8 <SSD1306_WriteStringXY>
 8001206:	e024      	b.n	8001252 <Run_Joystick_Test+0x2c2>
		else if (dx < -threshold)
 8001208:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 800120c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800120e:	425b      	negs	r3, r3
 8001210:	429a      	cmp	r2, r3
 8001212:	da05      	bge.n	8001220 <Run_Joystick_Test+0x290>
			SSD1306_WriteStringXY(0, 16, "LEFT    Val:0");
 8001214:	4a25      	ldr	r2, [pc, #148]	@ (80012ac <Run_Joystick_Test+0x31c>)
 8001216:	2110      	movs	r1, #16
 8001218:	2000      	movs	r0, #0
 800121a:	f000 fb45 	bl	80018a8 <SSD1306_WriteStringXY>
 800121e:	e018      	b.n	8001252 <Run_Joystick_Test+0x2c2>
		else if (dx > threshold)
 8001220:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001224:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001226:	429a      	cmp	r2, r3
 8001228:	da05      	bge.n	8001236 <Run_Joystick_Test+0x2a6>
			SSD1306_WriteStringXY(0, 16, "RIGHT   Val:4095");
 800122a:	4a21      	ldr	r2, [pc, #132]	@ (80012b0 <Run_Joystick_Test+0x320>)
 800122c:	2110      	movs	r1, #16
 800122e:	2000      	movs	r0, #0
 8001230:	f000 fb3a 	bl	80018a8 <SSD1306_WriteStringXY>
 8001234:	e00d      	b.n	8001252 <Run_Joystick_Test+0x2c2>
		else {
			char mid[32];
			sprintf(mid, "CEN Y=%u X=%u", joyY, joyX);
 8001236:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800123a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800123e:	1d38      	adds	r0, r7, #4
 8001240:	491c      	ldr	r1, [pc, #112]	@ (80012b4 <Run_Joystick_Test+0x324>)
 8001242:	f004 fc8f 	bl	8005b64 <siprintf>
			SSD1306_WriteStringXY(0, 16, mid);
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	461a      	mov	r2, r3
 800124a:	2110      	movs	r1, #16
 800124c:	2000      	movs	r0, #0
 800124e:	f000 fb2b 	bl	80018a8 <SSD1306_WriteStringXY>
		}

		SSD1306_Update();
 8001252:	f000 fa7f 	bl	8001754 <SSD1306_Update>

		HAL_Delay(120);
 8001256:	2078      	movs	r0, #120	@ 0x78
 8001258:	f000 fdd6 	bl	8001e08 <HAL_Delay>
	while (1) {
 800125c:	e6ba      	b.n	8000fd4 <Run_Joystick_Test+0x44>
	}
}
 800125e:	3788      	adds	r7, #136	@ 0x88
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	08006984 	.word	0x08006984
 8001268:	080069a4 	.word	0x080069a4
 800126c:	080069b4 	.word	0x080069b4
 8001270:	20000320 	.word	0x20000320
 8001274:	200002f0 	.word	0x200002f0
 8001278:	0800662c 	.word	0x0800662c
 800127c:	200002f4 	.word	0x200002f4
 8001280:	20000328 	.word	0x20000328
 8001284:	080069c8 	.word	0x080069c8
 8001288:	080069e4 	.word	0x080069e4
 800128c:	2000007c 	.word	0x2000007c
 8001290:	080069f0 	.word	0x080069f0
 8001294:	08006a04 	.word	0x08006a04
 8001298:	08006a1c 	.word	0x08006a1c
 800129c:	08006a30 	.word	0x08006a30
 80012a0:	08006a48 	.word	0x08006a48
 80012a4:	08006a60 	.word	0x08006a60
 80012a8:	08006a70 	.word	0x08006a70
 80012ac:	08006a84 	.word	0x08006a84
 80012b0:	08006a94 	.word	0x08006a94
 80012b4:	08006aa8 	.word	0x08006aa8

080012b8 <Run_ESP32_Serial_Test>:

void Run_ESP32_Serial_Test(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b090      	sub	sp, #64	@ 0x40
 80012bc:	af00      	add	r7, sp, #0

	UART2_Print("=== ESP32 SERIAL TEST STARTED ===\r\n");
 80012be:	4850      	ldr	r0, [pc, #320]	@ (8001400 <Run_ESP32_Serial_Test+0x148>)
 80012c0:	f7ff fc46 	bl	8000b50 <UART2_Print>

	SSD1306_Clear();
 80012c4:	f000 fa82 	bl	80017cc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "ESP32 Serial Test");
 80012c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001404 <Run_ESP32_Serial_Test+0x14c>)
 80012ca:	2100      	movs	r1, #0
 80012cc:	2000      	movs	r0, #0
 80012ce:	f000 faeb 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Send 1-9 from ESP");
 80012d2:	4a4d      	ldr	r2, [pc, #308]	@ (8001408 <Run_ESP32_Serial_Test+0x150>)
 80012d4:	210e      	movs	r1, #14
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 fae6 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "5x2 = Exit");
 80012dc:	4a4b      	ldr	r2, [pc, #300]	@ (800140c <Run_ESP32_Serial_Test+0x154>)
 80012de:	211a      	movs	r1, #26
 80012e0:	2000      	movs	r0, #0
 80012e2:	f000 fae1 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_Update();
 80012e6:	f000 fa35 	bl	8001754 <SSD1306_Update>

	int five_press = 0;  // counter for EXIT
 80012ea:	2300      	movs	r3, #0
 80012ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

	line_idx = 0;
 80012ee:	4b48      	ldr	r3, [pc, #288]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]

	while (1) {

		uint8_t ch;
		while (rbuf_pop(&ch)) {
 80012f4:	e074      	b.n	80013e0 <Run_ESP32_Serial_Test+0x128>

			if (ch == '\n') {
 80012f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012fa:	2b0a      	cmp	r3, #10
 80012fc:	d159      	bne.n	80013b2 <Run_ESP32_Serial_Test+0xfa>
				line[line_idx] = 0;
 80012fe:	4b44      	ldr	r3, [pc, #272]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	461a      	mov	r2, r3
 8001304:	4b43      	ldr	r3, [pc, #268]	@ (8001414 <Run_ESP32_Serial_Test+0x15c>)
 8001306:	2100      	movs	r1, #0
 8001308:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 800130a:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]

				// expecting BTN:X
				if (strncmp(line, "BTN:", 4) == 0) {
 8001310:	2204      	movs	r2, #4
 8001312:	4941      	ldr	r1, [pc, #260]	@ (8001418 <Run_ESP32_Serial_Test+0x160>)
 8001314:	483f      	ldr	r0, [pc, #252]	@ (8001414 <Run_ESP32_Serial_Test+0x15c>)
 8001316:	f004 fc4f 	bl	8005bb8 <strncmp>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d15f      	bne.n	80013e0 <Run_ESP32_Serial_Test+0x128>

					int bid = atoi(&line[4]);
 8001320:	483e      	ldr	r0, [pc, #248]	@ (800141c <Run_ESP32_Serial_Test+0x164>)
 8001322:	f004 fb61 	bl	80059e8 <atoi>
 8001326:	63b8      	str	r0, [r7, #56]	@ 0x38

					char msg[32];
					snprintf(msg, sizeof(msg), "ESP Sent: %d\r\n", bid);
 8001328:	1d38      	adds	r0, r7, #4
 800132a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800132c:	4a3c      	ldr	r2, [pc, #240]	@ (8001420 <Run_ESP32_Serial_Test+0x168>)
 800132e:	2120      	movs	r1, #32
 8001330:	f004 fbe2 	bl	8005af8 <sniprintf>
					UART2_Print(msg);
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fc0a 	bl	8000b50 <UART2_Print>

					// display on OLED
					SSD1306_Clear();
 800133c:	f000 fa46 	bl	80017cc <SSD1306_Clear>
					SSD1306_WriteStringXY(0, 0, "ESP32 Serial Test");
 8001340:	4a30      	ldr	r2, [pc, #192]	@ (8001404 <Run_ESP32_Serial_Test+0x14c>)
 8001342:	2100      	movs	r1, #0
 8001344:	2000      	movs	r0, #0
 8001346:	f000 faaf 	bl	80018a8 <SSD1306_WriteStringXY>

					char num[16];
					sprintf(num, "Number: %d", bid);
 800134a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001350:	4934      	ldr	r1, [pc, #208]	@ (8001424 <Run_ESP32_Serial_Test+0x16c>)
 8001352:	4618      	mov	r0, r3
 8001354:	f004 fc06 	bl	8005b64 <siprintf>
					SSD1306_WriteStringXY(0, 16, num);
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	461a      	mov	r2, r3
 800135e:	2110      	movs	r1, #16
 8001360:	2000      	movs	r0, #0
 8001362:	f000 faa1 	bl	80018a8 <SSD1306_WriteStringXY>
					SSD1306_WriteStringXY(0, 32, "Press 5 two times");
 8001366:	4a30      	ldr	r2, [pc, #192]	@ (8001428 <Run_ESP32_Serial_Test+0x170>)
 8001368:	2120      	movs	r1, #32
 800136a:	2000      	movs	r0, #0
 800136c:	f000 fa9c 	bl	80018a8 <SSD1306_WriteStringXY>
					SSD1306_Update();
 8001370:	f000 f9f0 	bl	8001754 <SSD1306_Update>

					/* ===== EXIT LOGIC ===== */
					if (bid == 5) {
 8001374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001376:	2b05      	cmp	r3, #5
 8001378:	d118      	bne.n	80013ac <Run_ESP32_Serial_Test+0xf4>
						five_press++;
 800137a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800137c:	3301      	adds	r3, #1
 800137e:	63fb      	str	r3, [r7, #60]	@ 0x3c
						if (five_press >= 2) {
 8001380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001382:	2b01      	cmp	r3, #1
 8001384:	dd2c      	ble.n	80013e0 <Run_ESP32_Serial_Test+0x128>
							five_press = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	63fb      	str	r3, [r7, #60]	@ 0x3c

							UART2_Print("Exiting ESP32 Serial Test...\r\n");
 800138a:	4828      	ldr	r0, [pc, #160]	@ (800142c <Run_ESP32_Serial_Test+0x174>)
 800138c:	f7ff fbe0 	bl	8000b50 <UART2_Print>

							SSD1306_Clear();
 8001390:	f000 fa1c 	bl	80017cc <SSD1306_Clear>
							SSD1306_WriteStringXY(0, 0, "Exiting...");
 8001394:	4a26      	ldr	r2, [pc, #152]	@ (8001430 <Run_ESP32_Serial_Test+0x178>)
 8001396:	2100      	movs	r1, #0
 8001398:	2000      	movs	r0, #0
 800139a:	f000 fa85 	bl	80018a8 <SSD1306_WriteStringXY>
							SSD1306_Update();
 800139e:	f000 f9d9 	bl	8001754 <SSD1306_Update>

							HAL_Delay(300);
 80013a2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013a6:	f000 fd2f 	bl	8001e08 <HAL_Delay>
							return;
 80013aa:	e025      	b.n	80013f8 <Run_ESP32_Serial_Test+0x140>
						}
					} else {
						// print all other numbers unlimited times
						five_press = 0; // reset exit counter
 80013ac:	2300      	movs	r3, #0
 80013ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013b0:	e016      	b.n	80013e0 <Run_ESP32_Serial_Test+0x128>
					}
				}
			} else if (ch != '\r') {
 80013b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80013b6:	2b0d      	cmp	r3, #13
 80013b8:	d012      	beq.n	80013e0 <Run_ESP32_Serial_Test+0x128>
				if (line_idx < sizeof(line) - 1)
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b2e      	cmp	r3, #46	@ 0x2e
 80013c0:	d80b      	bhi.n	80013da <Run_ESP32_Serial_Test+0x122>
					line[line_idx++] = ch;
 80013c2:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	b2d1      	uxtb	r1, r2
 80013ca:	4a11      	ldr	r2, [pc, #68]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 80013cc:	7011      	strb	r1, [r2, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <Run_ESP32_Serial_Test+0x15c>)
 80013d6:	5499      	strb	r1, [r3, r2]
 80013d8:	e002      	b.n	80013e0 <Run_ESP32_Serial_Test+0x128>
				else
					line_idx = 0;
 80013da:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <Run_ESP32_Serial_Test+0x158>)
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80013e0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fbf1 	bl	8000bcc <rbuf_pop>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d182      	bne.n	80012f6 <Run_ESP32_Serial_Test+0x3e>
			}
		}

		HAL_Delay(5);
 80013f0:	2005      	movs	r0, #5
 80013f2:	f000 fd09 	bl	8001e08 <HAL_Delay>
	while (1) {
 80013f6:	e77d      	b.n	80012f4 <Run_ESP32_Serial_Test+0x3c>
	}
}
 80013f8:	3740      	adds	r7, #64	@ 0x40
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	08006ab8 	.word	0x08006ab8
 8001404:	08006adc 	.word	0x08006adc
 8001408:	08006af0 	.word	0x08006af0
 800140c:	08006b04 	.word	0x08006b04
 8001410:	20000320 	.word	0x20000320
 8001414:	200002f0 	.word	0x200002f0
 8001418:	0800662c 	.word	0x0800662c
 800141c:	200002f4 	.word	0x200002f4
 8001420:	08006b10 	.word	0x08006b10
 8001424:	08006b20 	.word	0x08006b20
 8001428:	08006b2c 	.word	0x08006b2c
 800142c:	08006b40 	.word	0x08006b40
 8001430:	080069e4 	.word	0x080069e4

08001434 <Run_NRF24_Test>:

void Run_NRF24_Test(void) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b0a0      	sub	sp, #128	@ 0x80
 8001438:	af02      	add	r7, sp, #8
	UART2_Print("=== nRF24 SELF TEST ===\r\n");
 800143a:	487a      	ldr	r0, [pc, #488]	@ (8001624 <Run_NRF24_Test+0x1f0>)
 800143c:	f7ff fb88 	bl	8000b50 <UART2_Print>

	// Ensure correct idle states
	CSN_HIGH();
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001446:	4878      	ldr	r0, [pc, #480]	@ (8001628 <Run_NRF24_Test+0x1f4>)
 8001448:	f001 fc9e 	bl	8002d88 <HAL_GPIO_WritePin>
	CE_LOW();
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001452:	4875      	ldr	r0, [pc, #468]	@ (8001628 <Run_NRF24_Test+0x1f4>)
 8001454:	f001 fc98 	bl	8002d88 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001458:	2005      	movs	r0, #5
 800145a:	f000 fcd5 	bl	8001e08 <HAL_Delay>

	// Write CONFIG = PWR_UP + CRC (0x0A) like your working test code
	nrf24_write_reg(NRF_REG_CONFIG, 0x0A);
 800145e:	210a      	movs	r1, #10
 8001460:	2000      	movs	r0, #0
 8001462:	f7ff fd65 	bl	8000f30 <nrf24_write_reg>
	HAL_Delay(5);
 8001466:	2005      	movs	r0, #5
 8001468:	f000 fcce 	bl	8001e08 <HAL_Delay>

	// Read back registers
	uint8_t cfg = nrf24_read_reg(NRF_REG_CONFIG);
 800146c:	2000      	movs	r0, #0
 800146e:	f7ff fd2d 	bl	8000ecc <nrf24_read_reg>
 8001472:	4603      	mov	r3, r0
 8001474:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint8_t rfch = nrf24_read_reg(NRF_REG_RF_CH);
 8001478:	2005      	movs	r0, #5
 800147a:	f7ff fd27 	bl	8000ecc <nrf24_read_reg>
 800147e:	4603      	mov	r3, r0
 8001480:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	uint8_t rfst = nrf24_read_reg(NRF_REG_RF_SETUP);
 8001484:	2006      	movs	r0, #6
 8001486:	f7ff fd21 	bl	8000ecc <nrf24_read_reg>
 800148a:	4603      	mov	r3, r0
 800148c:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
	uint8_t stat = nrf24_read_reg(NRF_REG_STATUS);
 8001490:	2007      	movs	r0, #7
 8001492:	f7ff fd1b 	bl	8000ecc <nrf24_read_reg>
 8001496:	4603      	mov	r3, r0
 8001498:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

	// Print to UART (TeraTerm)
	char msg[64];

	snprintf(msg, sizeof(msg), "CONFIG   = 0x%02X\r\n", cfg);
 800149c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80014a0:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80014a4:	4a61      	ldr	r2, [pc, #388]	@ (800162c <Run_NRF24_Test+0x1f8>)
 80014a6:	2140      	movs	r1, #64	@ 0x40
 80014a8:	f004 fb26 	bl	8005af8 <sniprintf>
	UART2_Print(msg);
 80014ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fb4d 	bl	8000b50 <UART2_Print>

	snprintf(msg, sizeof(msg), "RF_CH    = 0x%02X\r\n", rfch);
 80014b6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80014ba:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80014be:	4a5c      	ldr	r2, [pc, #368]	@ (8001630 <Run_NRF24_Test+0x1fc>)
 80014c0:	2140      	movs	r1, #64	@ 0x40
 80014c2:	f004 fb19 	bl	8005af8 <sniprintf>
	UART2_Print(msg);
 80014c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff fb40 	bl	8000b50 <UART2_Print>

	snprintf(msg, sizeof(msg), "RF_SETUP = 0x%02X\r\n", rfst);
 80014d0:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80014d4:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80014d8:	4a56      	ldr	r2, [pc, #344]	@ (8001634 <Run_NRF24_Test+0x200>)
 80014da:	2140      	movs	r1, #64	@ 0x40
 80014dc:	f004 fb0c 	bl	8005af8 <sniprintf>
	UART2_Print(msg);
 80014e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fb33 	bl	8000b50 <UART2_Print>

	snprintf(msg, sizeof(msg), "STATUS   = 0x%02X\r\n", stat);
 80014ea:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80014ee:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80014f2:	4a51      	ldr	r2, [pc, #324]	@ (8001638 <Run_NRF24_Test+0x204>)
 80014f4:	2140      	movs	r1, #64	@ 0x40
 80014f6:	f004 faff 	bl	8005af8 <sniprintf>
	UART2_Print(msg);
 80014fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fb26 	bl	8000b50 <UART2_Print>

	if (cfg == 0x0A)
 8001504:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001508:	2b0a      	cmp	r3, #10
 800150a:	d103      	bne.n	8001514 <Run_NRF24_Test+0xe0>
		UART2_Print("nRF24 DETECTED OK\r\n");
 800150c:	484b      	ldr	r0, [pc, #300]	@ (800163c <Run_NRF24_Test+0x208>)
 800150e:	f7ff fb1f 	bl	8000b50 <UART2_Print>
 8001512:	e002      	b.n	800151a <Run_NRF24_Test+0xe6>
	else
		UART2_Print("nRF24 NOT RESPONDING\r\n");
 8001514:	484a      	ldr	r0, [pc, #296]	@ (8001640 <Run_NRF24_Test+0x20c>)
 8001516:	f7ff fb1b 	bl	8000b50 <UART2_Print>

	// ---------- OLED DISPLAY ----------
	SSD1306_Clear();
 800151a:	f000 f957 	bl	80017cc <SSD1306_Clear>


	char line1[20];
	char line2[20];

	snprintf(line1, sizeof(line1), "CFG:%02X CH:%02X", cfg, rfch);
 800151e:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8001522:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001526:	f107 001c 	add.w	r0, r7, #28
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4613      	mov	r3, r2
 800152e:	4a45      	ldr	r2, [pc, #276]	@ (8001644 <Run_NRF24_Test+0x210>)
 8001530:	2114      	movs	r1, #20
 8001532:	f004 fae1 	bl	8005af8 <sniprintf>
	snprintf(line2, sizeof(line2), "SET:%02X ST:%02X", rfst, stat);
 8001536:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 800153a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800153e:	f107 0008 	add.w	r0, r7, #8
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	4613      	mov	r3, r2
 8001546:	4a40      	ldr	r2, [pc, #256]	@ (8001648 <Run_NRF24_Test+0x214>)
 8001548:	2114      	movs	r1, #20
 800154a:	f004 fad5 	bl	8005af8 <sniprintf>

	SSD1306_WriteStringXY(0, 14, line1);
 800154e:	f107 031c 	add.w	r3, r7, #28
 8001552:	461a      	mov	r2, r3
 8001554:	210e      	movs	r1, #14
 8001556:	2000      	movs	r0, #0
 8001558:	f000 f9a6 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 28, line2);
 800155c:	f107 0308 	add.w	r3, r7, #8
 8001560:	461a      	mov	r2, r3
 8001562:	211c      	movs	r1, #28
 8001564:	2000      	movs	r0, #0
 8001566:	f000 f99f 	bl	80018a8 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 42, (cfg == 0x0A) ? "DETECTED OK" : "NO RESPONSE");
 800156a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800156e:	2b0a      	cmp	r3, #10
 8001570:	d101      	bne.n	8001576 <Run_NRF24_Test+0x142>
 8001572:	4b36      	ldr	r3, [pc, #216]	@ (800164c <Run_NRF24_Test+0x218>)
 8001574:	e000      	b.n	8001578 <Run_NRF24_Test+0x144>
 8001576:	4b36      	ldr	r3, [pc, #216]	@ (8001650 <Run_NRF24_Test+0x21c>)
 8001578:	461a      	mov	r2, r3
 800157a:	212a      	movs	r1, #42	@ 0x2a
 800157c:	2000      	movs	r0, #0
 800157e:	f000 f993 	bl	80018a8 <SSD1306_WriteStringXY>

	SSD1306_Update();
 8001582:	f000 f8e7 	bl	8001754 <SSD1306_Update>

	// ---------- WAIT FOR BUTTON 7 (BACK) ----------
	memset(btn_counts, 0, sizeof(btn_counts));
 8001586:	2228      	movs	r2, #40	@ 0x28
 8001588:	2100      	movs	r1, #0
 800158a:	4832      	ldr	r0, [pc, #200]	@ (8001654 <Run_NRF24_Test+0x220>)
 800158c:	f004 fb0c 	bl	8005ba8 <memset>
	line_idx = 0;
 8001590:	4b31      	ldr	r3, [pc, #196]	@ (8001658 <Run_NRF24_Test+0x224>)
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]

	while (1) {
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8001596:	e036      	b.n	8001606 <Run_NRF24_Test+0x1d2>
			if (ch == '\n') {
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	2b0a      	cmp	r3, #10
 800159c:	d11e      	bne.n	80015dc <Run_NRF24_Test+0x1a8>
				line[line_idx] = 0;
 800159e:	4b2e      	ldr	r3, [pc, #184]	@ (8001658 <Run_NRF24_Test+0x224>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	4b2d      	ldr	r3, [pc, #180]	@ (800165c <Run_NRF24_Test+0x228>)
 80015a6:	2100      	movs	r1, #0
 80015a8:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 80015aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001658 <Run_NRF24_Test+0x224>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 80015b0:	2204      	movs	r2, #4
 80015b2:	492b      	ldr	r1, [pc, #172]	@ (8001660 <Run_NRF24_Test+0x22c>)
 80015b4:	4829      	ldr	r0, [pc, #164]	@ (800165c <Run_NRF24_Test+0x228>)
 80015b6:	f004 faff 	bl	8005bb8 <strncmp>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d122      	bne.n	8001606 <Run_NRF24_Test+0x1d2>
					int bid = atoi(&line[4]);
 80015c0:	4828      	ldr	r0, [pc, #160]	@ (8001664 <Run_NRF24_Test+0x230>)
 80015c2:	f004 fa11 	bl	80059e8 <atoi>
 80015c6:	6738      	str	r0, [r7, #112]	@ 0x70
					if (bid == 7)   // BACK button
 80015c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80015ca:	2b07      	cmp	r3, #7
 80015cc:	d11b      	bne.n	8001606 <Run_NRF24_Test+0x1d2>
							{
						UART2_Print("Exiting nRF24 Test...\r\n");
 80015ce:	4826      	ldr	r0, [pc, #152]	@ (8001668 <Run_NRF24_Test+0x234>)
 80015d0:	f7ff fabe 	bl	8000b50 <UART2_Print>
						HAL_Delay(200);
 80015d4:	20c8      	movs	r0, #200	@ 0xc8
 80015d6:	f000 fc17 	bl	8001e08 <HAL_Delay>
						return;     // go back to menu
 80015da:	e01f      	b.n	800161c <Run_NRF24_Test+0x1e8>
					}
				}
			} else if (ch != '\r') {
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b0d      	cmp	r3, #13
 80015e0:	d011      	beq.n	8001606 <Run_NRF24_Test+0x1d2>
				if (line_idx < sizeof(line) - 1)
 80015e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <Run_NRF24_Test+0x224>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80015e8:	d80a      	bhi.n	8001600 <Run_NRF24_Test+0x1cc>
					line[line_idx++] = ch;
 80015ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <Run_NRF24_Test+0x224>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	b2d1      	uxtb	r1, r2
 80015f2:	4a19      	ldr	r2, [pc, #100]	@ (8001658 <Run_NRF24_Test+0x224>)
 80015f4:	7011      	strb	r1, [r2, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	79f9      	ldrb	r1, [r7, #7]
 80015fa:	4b18      	ldr	r3, [pc, #96]	@ (800165c <Run_NRF24_Test+0x228>)
 80015fc:	5499      	strb	r1, [r3, r2]
 80015fe:	e002      	b.n	8001606 <Run_NRF24_Test+0x1d2>
				else
					line_idx = 0;
 8001600:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <Run_NRF24_Test+0x224>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001606:	1dfb      	adds	r3, r7, #7
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fadf 	bl	8000bcc <rbuf_pop>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1c1      	bne.n	8001598 <Run_NRF24_Test+0x164>
			}
		}

		HAL_Delay(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f000 fbf7 	bl	8001e08 <HAL_Delay>
	while (1) {
 800161a:	e7bc      	b.n	8001596 <Run_NRF24_Test+0x162>
	}
}
 800161c:	3778      	adds	r7, #120	@ 0x78
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	08006b60 	.word	0x08006b60
 8001628:	40010c00 	.word	0x40010c00
 800162c:	08006b7c 	.word	0x08006b7c
 8001630:	08006b90 	.word	0x08006b90
 8001634:	08006ba4 	.word	0x08006ba4
 8001638:	08006bb8 	.word	0x08006bb8
 800163c:	08006bcc 	.word	0x08006bcc
 8001640:	08006be0 	.word	0x08006be0
 8001644:	08006bf8 	.word	0x08006bf8
 8001648:	08006c0c 	.word	0x08006c0c
 800164c:	08006c20 	.word	0x08006c20
 8001650:	08006c2c 	.word	0x08006c2c
 8001654:	20000328 	.word	0x20000328
 8001658:	20000320 	.word	0x20000320
 800165c:	200002f0 	.word	0x200002f0
 8001660:	0800662c 	.word	0x0800662c
 8001664:	200002f4 	.word	0x200002f4
 8001668:	08006c38 	.word	0x08006c38

0800166c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <cmd>:
{0x00,0x41,0x36,0x08,0x00}, // }
{0x08,0x04,0x08,0x10,0x08}, // ~
};


static void cmd(uint8_t c) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af02      	add	r7, sp, #8
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
    uint8_t d[2] = {0x00, c};
 8001682:	2300      	movs	r3, #0
 8001684:	733b      	strb	r3, [r7, #12]
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, d, 2, 50);
 800168a:	f107 020c 	add.w	r2, r7, #12
 800168e:	2332      	movs	r3, #50	@ 0x32
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2302      	movs	r3, #2
 8001694:	2178      	movs	r1, #120	@ 0x78
 8001696:	4803      	ldr	r0, [pc, #12]	@ (80016a4 <cmd+0x2c>)
 8001698:	f001 fcd2 	bl	8003040 <HAL_I2C_Master_Transmit>
}
 800169c:	bf00      	nop
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	200000ac 	.word	0x200000ac

080016a8 <SSD1306_Init>:

void SSD1306_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 80016ac:	2064      	movs	r0, #100	@ 0x64
 80016ae:	f000 fbab 	bl	8001e08 <HAL_Delay>

    cmd(0xAE);
 80016b2:	20ae      	movs	r0, #174	@ 0xae
 80016b4:	f7ff ffe0 	bl	8001678 <cmd>
    cmd(0x20); cmd(0x00); // HORIZONTAL (Adafruit uses this!)
 80016b8:	2020      	movs	r0, #32
 80016ba:	f7ff ffdd 	bl	8001678 <cmd>
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff ffda 	bl	8001678 <cmd>
    cmd(0x40);
 80016c4:	2040      	movs	r0, #64	@ 0x40
 80016c6:	f7ff ffd7 	bl	8001678 <cmd>
    cmd(0xA1);
 80016ca:	20a1      	movs	r0, #161	@ 0xa1
 80016cc:	f7ff ffd4 	bl	8001678 <cmd>
    cmd(0xC8);
 80016d0:	20c8      	movs	r0, #200	@ 0xc8
 80016d2:	f7ff ffd1 	bl	8001678 <cmd>
    cmd(0x81); cmd(0x7F);
 80016d6:	2081      	movs	r0, #129	@ 0x81
 80016d8:	f7ff ffce 	bl	8001678 <cmd>
 80016dc:	207f      	movs	r0, #127	@ 0x7f
 80016de:	f7ff ffcb 	bl	8001678 <cmd>
    cmd(0xA6);
 80016e2:	20a6      	movs	r0, #166	@ 0xa6
 80016e4:	f7ff ffc8 	bl	8001678 <cmd>
    cmd(0xA8); cmd(0x3F);
 80016e8:	20a8      	movs	r0, #168	@ 0xa8
 80016ea:	f7ff ffc5 	bl	8001678 <cmd>
 80016ee:	203f      	movs	r0, #63	@ 0x3f
 80016f0:	f7ff ffc2 	bl	8001678 <cmd>
    cmd(0xD3); cmd(0x00);
 80016f4:	20d3      	movs	r0, #211	@ 0xd3
 80016f6:	f7ff ffbf 	bl	8001678 <cmd>
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff ffbc 	bl	8001678 <cmd>
    cmd(0xD5); cmd(0x80);
 8001700:	20d5      	movs	r0, #213	@ 0xd5
 8001702:	f7ff ffb9 	bl	8001678 <cmd>
 8001706:	2080      	movs	r0, #128	@ 0x80
 8001708:	f7ff ffb6 	bl	8001678 <cmd>
    cmd(0xD9); cmd(0xF1);
 800170c:	20d9      	movs	r0, #217	@ 0xd9
 800170e:	f7ff ffb3 	bl	8001678 <cmd>
 8001712:	20f1      	movs	r0, #241	@ 0xf1
 8001714:	f7ff ffb0 	bl	8001678 <cmd>
    cmd(0xDA); cmd(0x12);
 8001718:	20da      	movs	r0, #218	@ 0xda
 800171a:	f7ff ffad 	bl	8001678 <cmd>
 800171e:	2012      	movs	r0, #18
 8001720:	f7ff ffaa 	bl	8001678 <cmd>
    cmd(0xDB); cmd(0x40);
 8001724:	20db      	movs	r0, #219	@ 0xdb
 8001726:	f7ff ffa7 	bl	8001678 <cmd>
 800172a:	2040      	movs	r0, #64	@ 0x40
 800172c:	f7ff ffa4 	bl	8001678 <cmd>
    cmd(0x8D); cmd(0x14);
 8001730:	208d      	movs	r0, #141	@ 0x8d
 8001732:	f7ff ffa1 	bl	8001678 <cmd>
 8001736:	2014      	movs	r0, #20
 8001738:	f7ff ff9e 	bl	8001678 <cmd>
    cmd(0xA4);
 800173c:	20a4      	movs	r0, #164	@ 0xa4
 800173e:	f7ff ff9b 	bl	8001678 <cmd>
    cmd(0xAF);
 8001742:	20af      	movs	r0, #175	@ 0xaf
 8001744:	f7ff ff98 	bl	8001678 <cmd>

    SSD1306_Clear();
 8001748:	f000 f840 	bl	80017cc <SSD1306_Clear>
    SSD1306_Update();
 800174c:	f000 f802 	bl	8001754 <SSD1306_Update>
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <SSD1306_Update>:

void SSD1306_Update(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b0a4      	sub	sp, #144	@ 0x90
 8001758:	af02      	add	r7, sp, #8
    for (uint8_t page = 0; page < 8; page++)
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001760:	e026      	b.n	80017b0 <SSD1306_Update+0x5c>
    {
        cmd(0xB0 + page);
 8001762:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001766:	3b50      	subs	r3, #80	@ 0x50
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff84 	bl	8001678 <cmd>
        cmd(0x00);
 8001770:	2000      	movs	r0, #0
 8001772:	f7ff ff81 	bl	8001678 <cmd>
        cmd(0x10);
 8001776:	2010      	movs	r0, #16
 8001778:	f7ff ff7e 	bl	8001678 <cmd>

        uint8_t data[129];
        data[0] = 0x40;
 800177c:	2340      	movs	r3, #64	@ 0x40
 800177e:	713b      	strb	r3, [r7, #4]
        memcpy(&data[1], &buffer[page * 128], 128);
 8001780:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001784:	01db      	lsls	r3, r3, #7
 8001786:	4a0f      	ldr	r2, [pc, #60]	@ (80017c4 <SSD1306_Update+0x70>)
 8001788:	1899      	adds	r1, r3, r2
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	3301      	adds	r3, #1
 800178e:	2280      	movs	r2, #128	@ 0x80
 8001790:	4618      	mov	r0, r3
 8001792:	f004 fa4f 	bl	8005c34 <memcpy>
        HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, data, sizeof(data), 100);
 8001796:	1d3a      	adds	r2, r7, #4
 8001798:	2364      	movs	r3, #100	@ 0x64
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2381      	movs	r3, #129	@ 0x81
 800179e:	2178      	movs	r1, #120	@ 0x78
 80017a0:	4809      	ldr	r0, [pc, #36]	@ (80017c8 <SSD1306_Update+0x74>)
 80017a2:	f001 fc4d 	bl	8003040 <HAL_I2C_Master_Transmit>
    for (uint8_t page = 0; page < 8; page++)
 80017a6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80017aa:	3301      	adds	r3, #1
 80017ac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80017b0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80017b4:	2b07      	cmp	r3, #7
 80017b6:	d9d4      	bls.n	8001762 <SSD1306_Update+0xe>
    }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	3788      	adds	r7, #136	@ 0x88
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	2000035c 	.word	0x2000035c
 80017c8:	200000ac 	.word	0x200000ac

080017cc <SSD1306_Clear>:

void SSD1306_Clear(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    memset(buffer, 0, sizeof(buffer));
 80017d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017d4:	2100      	movs	r1, #0
 80017d6:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <SSD1306_Clear+0x14>)
 80017d8:	f004 f9e6 	bl	8005ba8 <memset>
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	2000035c 	.word	0x2000035c

080017e4 <SSD1306_SetCursor>:

void SSD1306_SetCursor(uint8_t x, uint8_t y) {
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	460a      	mov	r2, r1
 80017ee:	71fb      	strb	r3, [r7, #7]
 80017f0:	4613      	mov	r3, r2
 80017f2:	71bb      	strb	r3, [r7, #6]
    posX = x;
 80017f4:	4a05      	ldr	r2, [pc, #20]	@ (800180c <SSD1306_SetCursor+0x28>)
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	7013      	strb	r3, [r2, #0]
    posY = y;
 80017fa:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <SSD1306_SetCursor+0x2c>)
 80017fc:	79bb      	ldrb	r3, [r7, #6]
 80017fe:	7013      	strb	r3, [r2, #0]
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	2000075c 	.word	0x2000075c
 8001810:	2000075d 	.word	0x2000075d

08001814 <SSD1306_WriteChar>:

void SSD1306_WriteChar(char c)
{
 8001814:	b490      	push	{r4, r7}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 126) c = ' ';
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b1f      	cmp	r3, #31
 8001822:	d902      	bls.n	800182a <SSD1306_WriteChar+0x16>
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	2b7e      	cmp	r3, #126	@ 0x7e
 8001828:	d901      	bls.n	800182e <SSD1306_WriteChar+0x1a>
 800182a:	2320      	movs	r3, #32
 800182c:	71fb      	strb	r3, [r7, #7]

    uint16_t index = posX + (posY/8)*128;
 800182e:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <SSD1306_WriteChar+0x84>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	461a      	mov	r2, r3
 8001834:	4b19      	ldr	r3, [pc, #100]	@ (800189c <SSD1306_WriteChar+0x88>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	08db      	lsrs	r3, r3, #3
 800183a:	b2db      	uxtb	r3, r3
 800183c:	01db      	lsls	r3, r3, #7
 800183e:	b29b      	uxth	r3, r3
 8001840:	4413      	add	r3, r2
 8001842:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i=0;i<5;i++)
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]
 8001848:	e012      	b.n	8001870 <SSD1306_WriteChar+0x5c>
        buffer[index+i] = font5x7[c-32][i];
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f1a3 0220 	sub.w	r2, r3, #32
 8001850:	7bf8      	ldrb	r0, [r7, #15]
 8001852:	89b9      	ldrh	r1, [r7, #12]
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	4419      	add	r1, r3
 8001858:	4c11      	ldr	r4, [pc, #68]	@ (80018a0 <SSD1306_WriteChar+0x8c>)
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	4423      	add	r3, r4
 8001862:	4403      	add	r3, r0
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <SSD1306_WriteChar+0x90>)
 8001868:	545a      	strb	r2, [r3, r1]
    for (uint8_t i=0;i<5;i++)
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	3301      	adds	r3, #1
 800186e:	73fb      	strb	r3, [r7, #15]
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b04      	cmp	r3, #4
 8001874:	d9e9      	bls.n	800184a <SSD1306_WriteChar+0x36>

    buffer[index+5] = 0x00;
 8001876:	89bb      	ldrh	r3, [r7, #12]
 8001878:	3305      	adds	r3, #5
 800187a:	4a0a      	ldr	r2, [pc, #40]	@ (80018a4 <SSD1306_WriteChar+0x90>)
 800187c:	2100      	movs	r1, #0
 800187e:	54d1      	strb	r1, [r2, r3]

    posX += 6;
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SSD1306_WriteChar+0x84>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	3306      	adds	r3, #6
 8001886:	b2da      	uxtb	r2, r3
 8001888:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <SSD1306_WriteChar+0x84>)
 800188a:	701a      	strb	r2, [r3, #0]
}
 800188c:	bf00      	nop
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bc90      	pop	{r4, r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	2000075c 	.word	0x2000075c
 800189c:	2000075d 	.word	0x2000075d
 80018a0:	08006c50 	.word	0x08006c50
 80018a4:	2000035c 	.word	0x2000035c

080018a8 <SSD1306_WriteStringXY>:
void SSD1306_WriteString(const char *s)
{
    while(*s) SSD1306_WriteChar(*s++);
}
void SSD1306_WriteStringXY(uint8_t x, uint8_t y, const char *s)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	603a      	str	r2, [r7, #0]
 80018b2:	71fb      	strb	r3, [r7, #7]
 80018b4:	460b      	mov	r3, r1
 80018b6:	71bb      	strb	r3, [r7, #6]
    SSD1306_SetCursor(x, y);
 80018b8:	79ba      	ldrb	r2, [r7, #6]
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4611      	mov	r1, r2
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ff90 	bl	80017e4 <SSD1306_SetCursor>
    while (*s) SSD1306_WriteChar(*s++);
 80018c4:	e006      	b.n	80018d4 <SSD1306_WriteStringXY+0x2c>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	603a      	str	r2, [r7, #0]
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ffa0 	bl	8001814 <SSD1306_WriteChar>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1f4      	bne.n	80018c6 <SSD1306_WriteStringXY+0x1e>
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_MspInit+0x5c>)
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	4a14      	ldr	r2, [pc, #80]	@ (8001944 <HAL_MspInit+0x5c>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6193      	str	r3, [r2, #24]
 80018fa:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <HAL_MspInit+0x5c>)
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001906:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <HAL_MspInit+0x5c>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	4a0e      	ldr	r2, [pc, #56]	@ (8001944 <HAL_MspInit+0x5c>)
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001910:	61d3      	str	r3, [r2, #28]
 8001912:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <HAL_MspInit+0x5c>)
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800191e:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <HAL_MspInit+0x60>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	4a04      	ldr	r2, [pc, #16]	@ (8001948 <HAL_MspInit+0x60>)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	3714      	adds	r7, #20
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	40021000 	.word	0x40021000
 8001948:	40010000 	.word	0x40010000

0800194c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b088      	sub	sp, #32
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a14      	ldr	r2, [pc, #80]	@ (80019b8 <HAL_ADC_MspInit+0x6c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d121      	bne.n	80019b0 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800196c:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a12      	ldr	r2, [pc, #72]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 8001972:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001984:	4b0d      	ldr	r3, [pc, #52]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a0c      	ldr	r2, [pc, #48]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 800198a:	f043 0304 	orr.w	r3, r3, #4
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b0a      	ldr	r3, [pc, #40]	@ (80019bc <HAL_ADC_MspInit+0x70>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800199c:	2303      	movs	r3, #3
 800199e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019a0:	2303      	movs	r3, #3
 80019a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a4:	f107 0310 	add.w	r3, r7, #16
 80019a8:	4619      	mov	r1, r3
 80019aa:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <HAL_ADC_MspInit+0x74>)
 80019ac:	f001 f868 	bl	8002a80 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019b0:	bf00      	nop
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40012400 	.word	0x40012400
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40010800 	.word	0x40010800

080019c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a1d      	ldr	r2, [pc, #116]	@ (8001a54 <HAL_I2C_MspInit+0x90>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d132      	bne.n	8001a4a <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 80019ea:	f043 0308 	orr.w	r3, r3, #8
 80019ee:	6193      	str	r3, [r2, #24]
 80019f0:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0308 	and.w	r3, r3, #8
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a02:	2312      	movs	r3, #18
 8001a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0a:	f107 0314 	add.w	r3, r7, #20
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4812      	ldr	r0, [pc, #72]	@ (8001a5c <HAL_I2C_MspInit+0x98>)
 8001a12:	f001 f835 	bl	8002a80 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001a16:	4b12      	ldr	r3, [pc, #72]	@ (8001a60 <HAL_I2C_MspInit+0x9c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a26:	f043 0302 	orr.w	r3, r3, #2
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <HAL_I2C_MspInit+0x9c>)
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a08      	ldr	r2, [pc, #32]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 8001a38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_I2C_MspInit+0x94>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3728      	adds	r7, #40	@ 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40005400 	.word	0x40005400
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	40010c00 	.word	0x40010c00
 8001a60:	40010000 	.word	0x40010000

08001a64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b088      	sub	sp, #32
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8001aec <HAL_SPI_MspInit+0x88>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d12f      	bne.n	8001ae4 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a84:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a19      	ldr	r2, [pc, #100]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001a8a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a13      	ldr	r2, [pc, #76]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <HAL_SPI_MspInit+0x8c>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ab4:	23a0      	movs	r3, #160	@ 0xa0
 8001ab6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001abc:	2303      	movs	r3, #3
 8001abe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	480b      	ldr	r0, [pc, #44]	@ (8001af4 <HAL_SPI_MspInit+0x90>)
 8001ac8:	f000 ffda 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001acc:	2340      	movs	r3, #64	@ 0x40
 8001ace:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad8:	f107 0310 	add.w	r3, r7, #16
 8001adc:	4619      	mov	r1, r3
 8001ade:	4805      	ldr	r0, [pc, #20]	@ (8001af4 <HAL_SPI_MspInit+0x90>)
 8001ae0:	f000 ffce 	bl	8002a80 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40013000 	.word	0x40013000
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40010800 	.word	0x40010800

08001af8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	@ 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0318 	add.w	r3, r7, #24
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a3b      	ldr	r2, [pc, #236]	@ (8001c00 <HAL_UART_MspInit+0x108>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d130      	bne.n	8001b7a <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b18:	4b3a      	ldr	r3, [pc, #232]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	4a39      	ldr	r2, [pc, #228]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b22:	61d3      	str	r3, [r2, #28]
 8001b24:	4b37      	ldr	r3, [pc, #220]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b30:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	4a33      	ldr	r2, [pc, #204]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b36:	f043 0304 	orr.w	r3, r3, #4
 8001b3a:	6193      	str	r3, [r2, #24]
 8001b3c:	4b31      	ldr	r3, [pc, #196]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b48:	2304      	movs	r3, #4
 8001b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b50:	2303      	movs	r3, #3
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b54:	f107 0318 	add.w	r3, r7, #24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	482b      	ldr	r0, [pc, #172]	@ (8001c08 <HAL_UART_MspInit+0x110>)
 8001b5c:	f000 ff90 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b60:	2308      	movs	r3, #8
 8001b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	f107 0318 	add.w	r3, r7, #24
 8001b70:	4619      	mov	r1, r3
 8001b72:	4825      	ldr	r0, [pc, #148]	@ (8001c08 <HAL_UART_MspInit+0x110>)
 8001b74:	f000 ff84 	bl	8002a80 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b78:	e03e      	b.n	8001bf8 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a23      	ldr	r2, [pc, #140]	@ (8001c0c <HAL_UART_MspInit+0x114>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d139      	bne.n	8001bf8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b84:	4b1f      	ldr	r3, [pc, #124]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b8a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b8e:	61d3      	str	r3, [r2, #28]
 8001b90:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9c:	4b19      	ldr	r3, [pc, #100]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a18      	ldr	r2, [pc, #96]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001ba2:	f043 0308 	orr.w	r3, r3, #8
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <HAL_UART_MspInit+0x10c>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0308 	and.w	r3, r3, #8
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc2:	f107 0318 	add.w	r3, r7, #24
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4811      	ldr	r0, [pc, #68]	@ (8001c10 <HAL_UART_MspInit+0x118>)
 8001bca:	f000 ff59 	bl	8002a80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001bce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bdc:	f107 0318 	add.w	r3, r7, #24
 8001be0:	4619      	mov	r1, r3
 8001be2:	480b      	ldr	r0, [pc, #44]	@ (8001c10 <HAL_UART_MspInit+0x118>)
 8001be4:	f000 ff4c 	bl	8002a80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2100      	movs	r1, #0
 8001bec:	2027      	movs	r0, #39	@ 0x27
 8001bee:	f000 fe5e 	bl	80028ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bf2:	2027      	movs	r0, #39	@ 0x27
 8001bf4:	f000 fe77 	bl	80028e6 <HAL_NVIC_EnableIRQ>
}
 8001bf8:	bf00      	nop
 8001bfa:	3728      	adds	r7, #40	@ 0x28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40004400 	.word	0x40004400
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010800 	.word	0x40010800
 8001c0c:	40004800 	.word	0x40004800
 8001c10:	40010c00 	.word	0x40010c00

08001c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <NMI_Handler+0x4>

08001c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <HardFault_Handler+0x4>

08001c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <MemManage_Handler+0x4>

08001c2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <BusFault_Handler+0x4>

08001c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <UsageFault_Handler+0x4>

08001c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c64:	f000 f8b4 	bl	8001dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c70:	4802      	ldr	r0, [pc, #8]	@ (8001c7c <USART3_IRQHandler+0x10>)
 8001c72:	f003 f94f 	bl	8004f14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200001a0 	.word	0x200001a0

08001c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c88:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <_sbrk+0x5c>)
 8001c8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ce0 <_sbrk+0x60>)
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <_sbrk+0x64>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d102      	bne.n	8001ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <_sbrk+0x64>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ce8 <_sbrk+0x68>)
 8001ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <_sbrk+0x64>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d207      	bcs.n	8001cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb0:	f003 ff94 	bl	8005bdc <__errno>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	e009      	b.n	8001cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <_sbrk+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <_sbrk+0x64>)
 8001cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20005000 	.word	0x20005000
 8001ce0:	00000400 	.word	0x00000400
 8001ce4:	20000760 	.word	0x20000760
 8001ce8:	200008b0 	.word	0x200008b0

08001cec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr

08001cf8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cf8:	f7ff fff8 	bl	8001cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cfc:	480b      	ldr	r0, [pc, #44]	@ (8001d2c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cfe:	490c      	ldr	r1, [pc, #48]	@ (8001d30 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d00:	4a0c      	ldr	r2, [pc, #48]	@ (8001d34 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d04:	e002      	b.n	8001d0c <LoopCopyDataInit>

08001d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0a:	3304      	adds	r3, #4

08001d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d10:	d3f9      	bcc.n	8001d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d12:	4a09      	ldr	r2, [pc, #36]	@ (8001d38 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d14:	4c09      	ldr	r4, [pc, #36]	@ (8001d3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d18:	e001      	b.n	8001d1e <LoopFillZerobss>

08001d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d1c:	3204      	adds	r2, #4

08001d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d20:	d3fb      	bcc.n	8001d1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d22:	f003 ff61 	bl	8005be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d26:	f7fe fa23 	bl	8000170 <main>
  bx lr
 8001d2a:	4770      	bx	lr
  ldr r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d30:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001d34:	08006fb0 	.word	0x08006fb0
  ldr r2, =_sbss
 8001d38:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001d3c:	200008b0 	.word	0x200008b0

08001d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d40:	e7fe      	b.n	8001d40 <ADC1_2_IRQHandler>
	...

08001d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <HAL_Init+0x28>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a07      	ldr	r2, [pc, #28]	@ (8001d6c <HAL_Init+0x28>)
 8001d4e:	f043 0310 	orr.w	r3, r3, #16
 8001d52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d54:	2003      	movs	r0, #3
 8001d56:	f000 fd9f 	bl	8002898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d5a:	200f      	movs	r0, #15
 8001d5c:	f000 f808 	bl	8001d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d60:	f7ff fdc2 	bl	80018e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40022000 	.word	0x40022000

08001d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d78:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <HAL_InitTick+0x54>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <HAL_InitTick+0x58>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	4619      	mov	r1, r3
 8001d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f000 fdb7 	bl	8002902 <HAL_SYSTICK_Config>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e00e      	b.n	8001dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b0f      	cmp	r3, #15
 8001da2:	d80a      	bhi.n	8001dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da4:	2200      	movs	r2, #0
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dac:	f000 fd7f 	bl	80028ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001db0:	4a06      	ldr	r2, [pc, #24]	@ (8001dcc <HAL_InitTick+0x5c>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
 8001db8:	e000      	b.n	8001dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000004 	.word	0x20000004
 8001dc8:	2000000c 	.word	0x2000000c
 8001dcc:	20000008 	.word	0x20000008

08001dd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <HAL_IncTick+0x1c>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <HAL_IncTick+0x20>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4413      	add	r3, r2
 8001de0:	4a03      	ldr	r2, [pc, #12]	@ (8001df0 <HAL_IncTick+0x20>)
 8001de2:	6013      	str	r3, [r2, #0]
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr
 8001dec:	2000000c 	.word	0x2000000c
 8001df0:	20000764 	.word	0x20000764

08001df4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return uwTick;
 8001df8:	4b02      	ldr	r3, [pc, #8]	@ (8001e04 <HAL_GetTick+0x10>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	20000764 	.word	0x20000764

08001e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff fff0 	bl	8001df4 <HAL_GetTick>
 8001e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e20:	d005      	beq.n	8001e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e22:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <HAL_Delay+0x44>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	461a      	mov	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e2e:	bf00      	nop
 8001e30:	f7ff ffe0 	bl	8001df4 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d8f7      	bhi.n	8001e30 <HAL_Delay+0x28>
  {
  }
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	2000000c 	.word	0x2000000c

08001e50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e0be      	b.n	8001ff0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d109      	bne.n	8001e94 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff fd5c 	bl	800194c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 fbf1 	bl	800267c <ADC_ConversionStop_Disable>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea2:	f003 0310 	and.w	r3, r3, #16
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f040 8099 	bne.w	8001fde <HAL_ADC_Init+0x18e>
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f040 8095 	bne.w	8001fde <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ebc:	f023 0302 	bic.w	r3, r3, #2
 8001ec0:	f043 0202 	orr.w	r2, r3, #2
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ed0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7b1b      	ldrb	r3, [r3, #12]
 8001ed6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ed8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ee8:	d003      	beq.n	8001ef2 <HAL_ADC_Init+0xa2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d102      	bne.n	8001ef8 <HAL_ADC_Init+0xa8>
 8001ef2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ef6:	e000      	b.n	8001efa <HAL_ADC_Init+0xaa>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	7d1b      	ldrb	r3, [r3, #20]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d119      	bne.n	8001f3c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	7b1b      	ldrb	r3, [r3, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d109      	bne.n	8001f24 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	035a      	lsls	r2, r3, #13
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	e00b      	b.n	8001f3c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f28:	f043 0220 	orr.w	r2, r3, #32
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f34:	f043 0201 	orr.w	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	4b28      	ldr	r3, [pc, #160]	@ (8001ff8 <HAL_ADC_Init+0x1a8>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	68b9      	ldr	r1, [r7, #8]
 8001f60:	430b      	orrs	r3, r1
 8001f62:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f6c:	d003      	beq.n	8001f76 <HAL_ADC_Init+0x126>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d104      	bne.n	8001f80 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	051b      	lsls	r3, r3, #20
 8001f7e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f86:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	4b18      	ldr	r3, [pc, #96]	@ (8001ffc <HAL_ADC_Init+0x1ac>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d10b      	bne.n	8001fbc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fae:	f023 0303 	bic.w	r3, r3, #3
 8001fb2:	f043 0201 	orr.w	r2, r3, #1
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fba:	e018      	b.n	8001fee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	f023 0312 	bic.w	r3, r3, #18
 8001fc4:	f043 0210 	orr.w	r2, r3, #16
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd0:	f043 0201 	orr.w	r2, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fdc:	e007      	b.n	8001fee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe2:	f043 0210 	orr.w	r2, r3, #16
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	ffe1f7fd 	.word	0xffe1f7fd
 8001ffc:	ff1f0efe 	.word	0xff1f0efe

08002000 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002012:	2b01      	cmp	r3, #1
 8002014:	d101      	bne.n	800201a <HAL_ADC_Start+0x1a>
 8002016:	2302      	movs	r3, #2
 8002018:	e098      	b.n	800214c <HAL_ADC_Start+0x14c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 fad0 	bl	80025c8 <ADC_Enable>
 8002028:	4603      	mov	r3, r0
 800202a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f040 8087 	bne.w	8002142 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800203c:	f023 0301 	bic.w	r3, r3, #1
 8002040:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a41      	ldr	r2, [pc, #260]	@ (8002154 <HAL_ADC_Start+0x154>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d105      	bne.n	800205e <HAL_ADC_Start+0x5e>
 8002052:	4b41      	ldr	r3, [pc, #260]	@ (8002158 <HAL_ADC_Start+0x158>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d115      	bne.n	800208a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002062:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002074:	2b00      	cmp	r3, #0
 8002076:	d026      	beq.n	80020c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002080:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002088:	e01d      	b.n	80020c6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a2f      	ldr	r2, [pc, #188]	@ (8002158 <HAL_ADC_Start+0x158>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d004      	beq.n	80020aa <HAL_ADC_Start+0xaa>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002154 <HAL_ADC_Start+0x154>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d10d      	bne.n	80020c6 <HAL_ADC_Start+0xc6>
 80020aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <HAL_ADC_Start+0x158>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d007      	beq.n	80020c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d006      	beq.n	80020e0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d6:	f023 0206 	bic.w	r2, r3, #6
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020de:	e002      	b.n	80020e6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f06f 0202 	mvn.w	r2, #2
 80020f6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002102:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002106:	d113      	bne.n	8002130 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800210c:	4a11      	ldr	r2, [pc, #68]	@ (8002154 <HAL_ADC_Start+0x154>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d105      	bne.n	800211e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002112:	4b11      	ldr	r3, [pc, #68]	@ (8002158 <HAL_ADC_Start+0x158>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800211a:	2b00      	cmp	r3, #0
 800211c:	d108      	bne.n	8002130 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	e00c      	b.n	800214a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	e003      	b.n	800214a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800214a:	7bfb      	ldrb	r3, [r7, #15]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40012800 	.word	0x40012800
 8002158:	40012400 	.word	0x40012400

0800215c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_ADC_Stop+0x1a>
 8002172:	2302      	movs	r3, #2
 8002174:	e01a      	b.n	80021ac <HAL_ADC_Stop+0x50>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 fa7c 	bl	800267c <ADC_ConversionStop_Disable>
 8002184:	4603      	mov	r3, r0
 8002186:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002192:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002196:	f023 0301 	bic.w	r3, r3, #1
 800219a:	f043 0201 	orr.w	r2, r3, #1
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021b4:	b590      	push	{r4, r7, lr}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80021ca:	f7ff fe13 	bl	8001df4 <HAL_GetTick>
 80021ce:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00b      	beq.n	80021f6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e2:	f043 0220 	orr.w	r2, r3, #32
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e0d3      	b.n	800239e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002200:	2b00      	cmp	r3, #0
 8002202:	d131      	bne.n	8002268 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800220e:	2b00      	cmp	r3, #0
 8002210:	d12a      	bne.n	8002268 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002212:	e021      	b.n	8002258 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800221a:	d01d      	beq.n	8002258 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_ADC_PollForConversion+0x7e>
 8002222:	f7ff fde7 	bl	8001df4 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	429a      	cmp	r2, r3
 8002230:	d212      	bcs.n	8002258 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10b      	bne.n	8002258 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002244:	f043 0204 	orr.w	r2, r3, #4
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e0a2      	b.n	800239e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0d6      	beq.n	8002214 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002266:	e070      	b.n	800234a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002268:	4b4f      	ldr	r3, [pc, #316]	@ (80023a8 <HAL_ADC_PollForConversion+0x1f4>)
 800226a:	681c      	ldr	r4, [r3, #0]
 800226c:	2002      	movs	r0, #2
 800226e:	f001 ff05 	bl	800407c <HAL_RCCEx_GetPeriphCLKFreq>
 8002272:	4603      	mov	r3, r0
 8002274:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6919      	ldr	r1, [r3, #16]
 800227e:	4b4b      	ldr	r3, [pc, #300]	@ (80023ac <HAL_ADC_PollForConversion+0x1f8>)
 8002280:	400b      	ands	r3, r1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d118      	bne.n	80022b8 <HAL_ADC_PollForConversion+0x104>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68d9      	ldr	r1, [r3, #12]
 800228c:	4b48      	ldr	r3, [pc, #288]	@ (80023b0 <HAL_ADC_PollForConversion+0x1fc>)
 800228e:	400b      	ands	r3, r1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d111      	bne.n	80022b8 <HAL_ADC_PollForConversion+0x104>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6919      	ldr	r1, [r3, #16]
 800229a:	4b46      	ldr	r3, [pc, #280]	@ (80023b4 <HAL_ADC_PollForConversion+0x200>)
 800229c:	400b      	ands	r3, r1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d108      	bne.n	80022b4 <HAL_ADC_PollForConversion+0x100>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68d9      	ldr	r1, [r3, #12]
 80022a8:	4b43      	ldr	r3, [pc, #268]	@ (80023b8 <HAL_ADC_PollForConversion+0x204>)
 80022aa:	400b      	ands	r3, r1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_PollForConversion+0x100>
 80022b0:	2314      	movs	r3, #20
 80022b2:	e020      	b.n	80022f6 <HAL_ADC_PollForConversion+0x142>
 80022b4:	2329      	movs	r3, #41	@ 0x29
 80022b6:	e01e      	b.n	80022f6 <HAL_ADC_PollForConversion+0x142>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6919      	ldr	r1, [r3, #16]
 80022be:	4b3d      	ldr	r3, [pc, #244]	@ (80023b4 <HAL_ADC_PollForConversion+0x200>)
 80022c0:	400b      	ands	r3, r1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d106      	bne.n	80022d4 <HAL_ADC_PollForConversion+0x120>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68d9      	ldr	r1, [r3, #12]
 80022cc:	4b3a      	ldr	r3, [pc, #232]	@ (80023b8 <HAL_ADC_PollForConversion+0x204>)
 80022ce:	400b      	ands	r3, r1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00d      	beq.n	80022f0 <HAL_ADC_PollForConversion+0x13c>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6919      	ldr	r1, [r3, #16]
 80022da:	4b38      	ldr	r3, [pc, #224]	@ (80023bc <HAL_ADC_PollForConversion+0x208>)
 80022dc:	400b      	ands	r3, r1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d108      	bne.n	80022f4 <HAL_ADC_PollForConversion+0x140>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68d9      	ldr	r1, [r3, #12]
 80022e8:	4b34      	ldr	r3, [pc, #208]	@ (80023bc <HAL_ADC_PollForConversion+0x208>)
 80022ea:	400b      	ands	r3, r1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_PollForConversion+0x140>
 80022f0:	2354      	movs	r3, #84	@ 0x54
 80022f2:	e000      	b.n	80022f6 <HAL_ADC_PollForConversion+0x142>
 80022f4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022fc:	e021      	b.n	8002342 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002304:	d01a      	beq.n	800233c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d007      	beq.n	800231c <HAL_ADC_PollForConversion+0x168>
 800230c:	f7ff fd72 	bl	8001df4 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d20f      	bcs.n	800233c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	429a      	cmp	r2, r3
 8002322:	d90b      	bls.n	800233c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002328:	f043 0204 	orr.w	r2, r3, #4
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e030      	b.n	800239e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	3301      	adds	r3, #1
 8002340:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	429a      	cmp	r2, r3
 8002348:	d8d9      	bhi.n	80022fe <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f06f 0212 	mvn.w	r2, #18
 8002352:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002358:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800236a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800236e:	d115      	bne.n	800239c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002374:	2b00      	cmp	r3, #0
 8002376:	d111      	bne.n	800239c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d105      	bne.n	800239c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002394:	f043 0201 	orr.w	r2, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd90      	pop	{r4, r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000004 	.word	0x20000004
 80023ac:	24924924 	.word	0x24924924
 80023b0:	00924924 	.word	0x00924924
 80023b4:	12492492 	.word	0x12492492
 80023b8:	00492492 	.word	0x00492492
 80023bc:	00249249 	.word	0x00249249

080023c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e2:	2300      	movs	r3, #0
 80023e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x20>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e0dc      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x1da>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b06      	cmp	r3, #6
 8002406:	d81c      	bhi.n	8002442 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	3b05      	subs	r3, #5
 800241a:	221f      	movs	r2, #31
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	43db      	mvns	r3, r3
 8002422:	4019      	ands	r1, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	3b05      	subs	r3, #5
 8002434:	fa00 f203 	lsl.w	r2, r0, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002440:	e03c      	b.n	80024bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b0c      	cmp	r3, #12
 8002448:	d81c      	bhi.n	8002484 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	3b23      	subs	r3, #35	@ 0x23
 800245c:	221f      	movs	r2, #31
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	4019      	ands	r1, r3
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	3b23      	subs	r3, #35	@ 0x23
 8002476:	fa00 f203 	lsl.w	r2, r0, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	430a      	orrs	r2, r1
 8002480:	631a      	str	r2, [r3, #48]	@ 0x30
 8002482:	e01b      	b.n	80024bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	3b41      	subs	r3, #65	@ 0x41
 8002496:	221f      	movs	r2, #31
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	4019      	ands	r1, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b41      	subs	r3, #65	@ 0x41
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b09      	cmp	r3, #9
 80024c2:	d91c      	bls.n	80024fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68d9      	ldr	r1, [r3, #12]
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	4613      	mov	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	3b1e      	subs	r3, #30
 80024d6:	2207      	movs	r2, #7
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	4019      	ands	r1, r3
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	6898      	ldr	r0, [r3, #8]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4613      	mov	r3, r2
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	4413      	add	r3, r2
 80024ee:	3b1e      	subs	r3, #30
 80024f0:	fa00 f203 	lsl.w	r2, r0, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	e019      	b.n	8002532 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	6919      	ldr	r1, [r3, #16]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4613      	mov	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	2207      	movs	r2, #7
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	4019      	ands	r1, r3
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	6898      	ldr	r0, [r3, #8]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	fa00 f203 	lsl.w	r2, r0, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b10      	cmp	r3, #16
 8002538:	d003      	beq.n	8002542 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800253e:	2b11      	cmp	r3, #17
 8002540:	d132      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a1d      	ldr	r2, [pc, #116]	@ (80025bc <HAL_ADC_ConfigChannel+0x1e4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d125      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d126      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002568:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b10      	cmp	r3, #16
 8002570:	d11a      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002572:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a13      	ldr	r2, [pc, #76]	@ (80025c4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	0c9a      	lsrs	r2, r3, #18
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002588:	e002      	b.n	8002590 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	3b01      	subs	r3, #1
 800258e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f9      	bne.n	800258a <HAL_ADC_ConfigChannel+0x1b2>
 8002596:	e007      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	f043 0220 	orr.w	r2, r3, #32
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	40012400 	.word	0x40012400
 80025c0:	20000004 	.word	0x20000004
 80025c4:	431bde83 	.word	0x431bde83

080025c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d040      	beq.n	8002668 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f042 0201 	orr.w	r2, r2, #1
 80025f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002674 <ADC_Enable+0xac>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002678 <ADC_Enable+0xb0>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	0c9b      	lsrs	r3, r3, #18
 8002602:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002604:	e002      	b.n	800260c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	3b01      	subs	r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f9      	bne.n	8002606 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002612:	f7ff fbef 	bl	8001df4 <HAL_GetTick>
 8002616:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002618:	e01f      	b.n	800265a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800261a:	f7ff fbeb 	bl	8001df4 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d918      	bls.n	800265a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b01      	cmp	r3, #1
 8002634:	d011      	beq.n	800265a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263a:	f043 0210 	orr.w	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e007      	b.n	800266a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0301 	and.w	r3, r3, #1
 8002664:	2b01      	cmp	r3, #1
 8002666:	d1d8      	bne.n	800261a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000004 	.word	0x20000004
 8002678:	431bde83 	.word	0x431bde83

0800267c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b01      	cmp	r3, #1
 8002694:	d12e      	bne.n	80026f4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 0201 	bic.w	r2, r2, #1
 80026a4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026a6:	f7ff fba5 	bl	8001df4 <HAL_GetTick>
 80026aa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026ac:	e01b      	b.n	80026e6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026ae:	f7ff fba1 	bl	8001df4 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d914      	bls.n	80026e6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d10d      	bne.n	80026e6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026da:	f043 0201 	orr.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e007      	b.n	80026f6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d0dc      	beq.n	80026ae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3710      	adds	r7, #16
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <__NVIC_SetPriorityGrouping+0x44>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800271c:	4013      	ands	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002728:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800272c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002730:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002732:	4a04      	ldr	r2, [pc, #16]	@ (8002744 <__NVIC_SetPriorityGrouping+0x44>)
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	60d3      	str	r3, [r2, #12]
}
 8002738:	bf00      	nop
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00

08002748 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800274c:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <__NVIC_GetPriorityGrouping+0x18>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	0a1b      	lsrs	r3, r3, #8
 8002752:	f003 0307 	and.w	r3, r3, #7
}
 8002756:	4618      	mov	r0, r3
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	2b00      	cmp	r3, #0
 8002774:	db0b      	blt.n	800278e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	f003 021f 	and.w	r2, r3, #31
 800277c:	4906      	ldr	r1, [pc, #24]	@ (8002798 <__NVIC_EnableIRQ+0x34>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	2001      	movs	r0, #1
 8002786:	fa00 f202 	lsl.w	r2, r0, r2
 800278a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	e000e100 	.word	0xe000e100

0800279c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	6039      	str	r1, [r7, #0]
 80027a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	db0a      	blt.n	80027c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	490c      	ldr	r1, [pc, #48]	@ (80027e8 <__NVIC_SetPriority+0x4c>)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	0112      	lsls	r2, r2, #4
 80027bc:	b2d2      	uxtb	r2, r2
 80027be:	440b      	add	r3, r1
 80027c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c4:	e00a      	b.n	80027dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	4908      	ldr	r1, [pc, #32]	@ (80027ec <__NVIC_SetPriority+0x50>)
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	3b04      	subs	r3, #4
 80027d4:	0112      	lsls	r2, r2, #4
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	440b      	add	r3, r1
 80027da:	761a      	strb	r2, [r3, #24]
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000e100 	.word	0xe000e100
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b089      	sub	sp, #36	@ 0x24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f1c3 0307 	rsb	r3, r3, #7
 800280a:	2b04      	cmp	r3, #4
 800280c:	bf28      	it	cs
 800280e:	2304      	movcs	r3, #4
 8002810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	3304      	adds	r3, #4
 8002816:	2b06      	cmp	r3, #6
 8002818:	d902      	bls.n	8002820 <NVIC_EncodePriority+0x30>
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3b03      	subs	r3, #3
 800281e:	e000      	b.n	8002822 <NVIC_EncodePriority+0x32>
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002824:	f04f 32ff 	mov.w	r2, #4294967295
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43da      	mvns	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	401a      	ands	r2, r3
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002838:	f04f 31ff 	mov.w	r1, #4294967295
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	fa01 f303 	lsl.w	r3, r1, r3
 8002842:	43d9      	mvns	r1, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002848:	4313      	orrs	r3, r2
         );
}
 800284a:	4618      	mov	r0, r3
 800284c:	3724      	adds	r7, #36	@ 0x24
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3b01      	subs	r3, #1
 8002860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002864:	d301      	bcc.n	800286a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002866:	2301      	movs	r3, #1
 8002868:	e00f      	b.n	800288a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800286a:	4a0a      	ldr	r2, [pc, #40]	@ (8002894 <SysTick_Config+0x40>)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002872:	210f      	movs	r1, #15
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	f7ff ff90 	bl	800279c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800287c:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <SysTick_Config+0x40>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002882:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <SysTick_Config+0x40>)
 8002884:	2207      	movs	r2, #7
 8002886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	e000e010 	.word	0xe000e010

08002898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff ff2d 	bl	8002700 <__NVIC_SetPriorityGrouping>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c0:	f7ff ff42 	bl	8002748 <__NVIC_GetPriorityGrouping>
 80028c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	6978      	ldr	r0, [r7, #20]
 80028cc:	f7ff ff90 	bl	80027f0 <NVIC_EncodePriority>
 80028d0:	4602      	mov	r2, r0
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff5f 	bl	800279c <__NVIC_SetPriority>
}
 80028de:	bf00      	nop
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff35 	bl	8002764 <__NVIC_EnableIRQ>
}
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff ffa2 	bl	8002854 <SysTick_Config>
 8002910:	4603      	mov	r3, r0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d008      	beq.n	8002944 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2204      	movs	r2, #4
 8002936:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e020      	b.n	8002986 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 020e 	bic.w	r2, r2, #14
 8002952:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0201 	bic.w	r2, r2, #1
 8002962:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296c:	2101      	movs	r1, #1
 800296e:	fa01 f202 	lsl.w	r2, r1, r2
 8002972:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002984:	7bfb      	ldrb	r3, [r7, #15]
}
 8002986:	4618      	mov	r0, r3
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002998:	2300      	movs	r3, #0
 800299a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d005      	beq.n	80029b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2204      	movs	r2, #4
 80029ac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	73fb      	strb	r3, [r7, #15]
 80029b2:	e051      	b.n	8002a58 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 020e 	bic.w	r2, r2, #14
 80029c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a22      	ldr	r2, [pc, #136]	@ (8002a64 <HAL_DMA_Abort_IT+0xd4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d029      	beq.n	8002a32 <HAL_DMA_Abort_IT+0xa2>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a21      	ldr	r2, [pc, #132]	@ (8002a68 <HAL_DMA_Abort_IT+0xd8>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d022      	beq.n	8002a2e <HAL_DMA_Abort_IT+0x9e>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1f      	ldr	r2, [pc, #124]	@ (8002a6c <HAL_DMA_Abort_IT+0xdc>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d01a      	beq.n	8002a28 <HAL_DMA_Abort_IT+0x98>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002a70 <HAL_DMA_Abort_IT+0xe0>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d012      	beq.n	8002a22 <HAL_DMA_Abort_IT+0x92>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a1c      	ldr	r2, [pc, #112]	@ (8002a74 <HAL_DMA_Abort_IT+0xe4>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d00a      	beq.n	8002a1c <HAL_DMA_Abort_IT+0x8c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8002a78 <HAL_DMA_Abort_IT+0xe8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d102      	bne.n	8002a16 <HAL_DMA_Abort_IT+0x86>
 8002a10:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a14:	e00e      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a1a:	e00b      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a20:	e008      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a26:	e005      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2c:	e002      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a2e:	2310      	movs	r3, #16
 8002a30:	e000      	b.n	8002a34 <HAL_DMA_Abort_IT+0xa4>
 8002a32:	2301      	movs	r3, #1
 8002a34:	4a11      	ldr	r2, [pc, #68]	@ (8002a7c <HAL_DMA_Abort_IT+0xec>)
 8002a36:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	4798      	blx	r3
    } 
  }
  return status;
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40020008 	.word	0x40020008
 8002a68:	4002001c 	.word	0x4002001c
 8002a6c:	40020030 	.word	0x40020030
 8002a70:	40020044 	.word	0x40020044
 8002a74:	40020058 	.word	0x40020058
 8002a78:	4002006c 	.word	0x4002006c
 8002a7c:	40020000 	.word	0x40020000

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b08b      	sub	sp, #44	@ 0x2c
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a92:	e169      	b.n	8002d68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a94:	2201      	movs	r2, #1
 8002a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	69fa      	ldr	r2, [r7, #28]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	f040 8158 	bne.w	8002d62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4a9a      	ldr	r2, [pc, #616]	@ (8002d20 <HAL_GPIO_Init+0x2a0>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d05e      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002abc:	4a98      	ldr	r2, [pc, #608]	@ (8002d20 <HAL_GPIO_Init+0x2a0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d875      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ac2:	4a98      	ldr	r2, [pc, #608]	@ (8002d24 <HAL_GPIO_Init+0x2a4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d058      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ac8:	4a96      	ldr	r2, [pc, #600]	@ (8002d24 <HAL_GPIO_Init+0x2a4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d86f      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ace:	4a96      	ldr	r2, [pc, #600]	@ (8002d28 <HAL_GPIO_Init+0x2a8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d052      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ad4:	4a94      	ldr	r2, [pc, #592]	@ (8002d28 <HAL_GPIO_Init+0x2a8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d869      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ada:	4a94      	ldr	r2, [pc, #592]	@ (8002d2c <HAL_GPIO_Init+0x2ac>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d04c      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ae0:	4a92      	ldr	r2, [pc, #584]	@ (8002d2c <HAL_GPIO_Init+0x2ac>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d863      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ae6:	4a92      	ldr	r2, [pc, #584]	@ (8002d30 <HAL_GPIO_Init+0x2b0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d046      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002aec:	4a90      	ldr	r2, [pc, #576]	@ (8002d30 <HAL_GPIO_Init+0x2b0>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d85d      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002af2:	2b12      	cmp	r3, #18
 8002af4:	d82a      	bhi.n	8002b4c <HAL_GPIO_Init+0xcc>
 8002af6:	2b12      	cmp	r3, #18
 8002af8:	d859      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002afa:	a201      	add	r2, pc, #4	@ (adr r2, 8002b00 <HAL_GPIO_Init+0x80>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b7b 	.word	0x08002b7b
 8002b04:	08002b55 	.word	0x08002b55
 8002b08:	08002b67 	.word	0x08002b67
 8002b0c:	08002ba9 	.word	0x08002ba9
 8002b10:	08002baf 	.word	0x08002baf
 8002b14:	08002baf 	.word	0x08002baf
 8002b18:	08002baf 	.word	0x08002baf
 8002b1c:	08002baf 	.word	0x08002baf
 8002b20:	08002baf 	.word	0x08002baf
 8002b24:	08002baf 	.word	0x08002baf
 8002b28:	08002baf 	.word	0x08002baf
 8002b2c:	08002baf 	.word	0x08002baf
 8002b30:	08002baf 	.word	0x08002baf
 8002b34:	08002baf 	.word	0x08002baf
 8002b38:	08002baf 	.word	0x08002baf
 8002b3c:	08002baf 	.word	0x08002baf
 8002b40:	08002baf 	.word	0x08002baf
 8002b44:	08002b5d 	.word	0x08002b5d
 8002b48:	08002b71 	.word	0x08002b71
 8002b4c:	4a79      	ldr	r2, [pc, #484]	@ (8002d34 <HAL_GPIO_Init+0x2b4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d013      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b52:	e02c      	b.n	8002bae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	623b      	str	r3, [r7, #32]
          break;
 8002b5a:	e029      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	3304      	adds	r3, #4
 8002b62:	623b      	str	r3, [r7, #32]
          break;
 8002b64:	e024      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	623b      	str	r3, [r7, #32]
          break;
 8002b6e:	e01f      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	330c      	adds	r3, #12
 8002b76:	623b      	str	r3, [r7, #32]
          break;
 8002b78:	e01a      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d102      	bne.n	8002b88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b82:	2304      	movs	r3, #4
 8002b84:	623b      	str	r3, [r7, #32]
          break;
 8002b86:	e013      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b90:	2308      	movs	r3, #8
 8002b92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69fa      	ldr	r2, [r7, #28]
 8002b98:	611a      	str	r2, [r3, #16]
          break;
 8002b9a:	e009      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69fa      	ldr	r2, [r7, #28]
 8002ba4:	615a      	str	r2, [r3, #20]
          break;
 8002ba6:	e003      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	623b      	str	r3, [r7, #32]
          break;
 8002bac:	e000      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          break;
 8002bae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2bff      	cmp	r3, #255	@ 0xff
 8002bb4:	d801      	bhi.n	8002bba <HAL_GPIO_Init+0x13a>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	e001      	b.n	8002bbe <HAL_GPIO_Init+0x13e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2bff      	cmp	r3, #255	@ 0xff
 8002bc4:	d802      	bhi.n	8002bcc <HAL_GPIO_Init+0x14c>
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	e002      	b.n	8002bd2 <HAL_GPIO_Init+0x152>
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	3b08      	subs	r3, #8
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	210f      	movs	r1, #15
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	401a      	ands	r2, r3
 8002be4:	6a39      	ldr	r1, [r7, #32]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	431a      	orrs	r2, r3
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80b1 	beq.w	8002d62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c00:	4b4d      	ldr	r3, [pc, #308]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	4a4c      	ldr	r2, [pc, #304]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6193      	str	r3, [r2, #24]
 8002c0c:	4b4a      	ldr	r3, [pc, #296]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c18:	4a48      	ldr	r2, [pc, #288]	@ (8002d3c <HAL_GPIO_Init+0x2bc>)
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	3302      	adds	r3, #2
 8002c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	220f      	movs	r2, #15
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a40      	ldr	r2, [pc, #256]	@ (8002d40 <HAL_GPIO_Init+0x2c0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d013      	beq.n	8002c6c <HAL_GPIO_Init+0x1ec>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a3f      	ldr	r2, [pc, #252]	@ (8002d44 <HAL_GPIO_Init+0x2c4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d00d      	beq.n	8002c68 <HAL_GPIO_Init+0x1e8>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d48 <HAL_GPIO_Init+0x2c8>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d007      	beq.n	8002c64 <HAL_GPIO_Init+0x1e4>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a3d      	ldr	r2, [pc, #244]	@ (8002d4c <HAL_GPIO_Init+0x2cc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d101      	bne.n	8002c60 <HAL_GPIO_Init+0x1e0>
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e006      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c60:	2304      	movs	r3, #4
 8002c62:	e004      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e002      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c70:	f002 0203 	and.w	r2, r2, #3
 8002c74:	0092      	lsls	r2, r2, #2
 8002c76:	4093      	lsls	r3, r2
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c7e:	492f      	ldr	r1, [pc, #188]	@ (8002d3c <HAL_GPIO_Init+0x2bc>)
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d006      	beq.n	8002ca6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c98:	4b2d      	ldr	r3, [pc, #180]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	492c      	ldr	r1, [pc, #176]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	608b      	str	r3, [r1, #8]
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	4928      	ldr	r1, [pc, #160]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d006      	beq.n	8002cce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cc0:	4b23      	ldr	r3, [pc, #140]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	4922      	ldr	r1, [pc, #136]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60cb      	str	r3, [r1, #12]
 8002ccc:	e006      	b.n	8002cdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cce:	4b20      	ldr	r3, [pc, #128]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	491e      	ldr	r1, [pc, #120]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d006      	beq.n	8002cf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ce8:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	4918      	ldr	r1, [pc, #96]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	604b      	str	r3, [r1, #4]
 8002cf4:	e006      	b.n	8002d04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	4914      	ldr	r1, [pc, #80]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d021      	beq.n	8002d54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	490e      	ldr	r1, [pc, #56]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]
 8002d1c:	e021      	b.n	8002d62 <HAL_GPIO_Init+0x2e2>
 8002d1e:	bf00      	nop
 8002d20:	10320000 	.word	0x10320000
 8002d24:	10310000 	.word	0x10310000
 8002d28:	10220000 	.word	0x10220000
 8002d2c:	10210000 	.word	0x10210000
 8002d30:	10120000 	.word	0x10120000
 8002d34:	10110000 	.word	0x10110000
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40010000 	.word	0x40010000
 8002d40:	40010800 	.word	0x40010800
 8002d44:	40010c00 	.word	0x40010c00
 8002d48:	40011000 	.word	0x40011000
 8002d4c:	40011400 	.word	0x40011400
 8002d50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <HAL_GPIO_Init+0x304>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	4909      	ldr	r1, [pc, #36]	@ (8002d84 <HAL_GPIO_Init+0x304>)
 8002d5e:	4013      	ands	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	3301      	adds	r3, #1
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f47f ae8e 	bne.w	8002a94 <HAL_GPIO_Init+0x14>
  }
}
 8002d78:	bf00      	nop
 8002d7a:	bf00      	nop
 8002d7c:	372c      	adds	r7, #44	@ 0x2c
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr
 8002d84:	40010400 	.word	0x40010400

08002d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	807b      	strh	r3, [r7, #2]
 8002d94:	4613      	mov	r3, r2
 8002d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d98:	787b      	ldrb	r3, [r7, #1]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d9e:	887a      	ldrh	r2, [r7, #2]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002da4:	e003      	b.n	8002dae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002da6:	887b      	ldrh	r3, [r7, #2]
 8002da8:	041a      	lsls	r2, r3, #16
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	611a      	str	r2, [r3, #16]
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e12b      	b.n	8003022 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe fdf0 	bl	80019c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2224      	movs	r2, #36	@ 0x24
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e1c:	f001 f832 	bl	8003e84 <HAL_RCC_GetPCLK1Freq>
 8002e20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a81      	ldr	r2, [pc, #516]	@ (800302c <HAL_I2C_Init+0x274>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d807      	bhi.n	8002e3c <HAL_I2C_Init+0x84>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a80      	ldr	r2, [pc, #512]	@ (8003030 <HAL_I2C_Init+0x278>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	bf94      	ite	ls
 8002e34:	2301      	movls	r3, #1
 8002e36:	2300      	movhi	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	e006      	b.n	8002e4a <HAL_I2C_Init+0x92>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4a7d      	ldr	r2, [pc, #500]	@ (8003034 <HAL_I2C_Init+0x27c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	bf94      	ite	ls
 8002e44:	2301      	movls	r3, #1
 8002e46:	2300      	movhi	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0e7      	b.n	8003022 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4a78      	ldr	r2, [pc, #480]	@ (8003038 <HAL_I2C_Init+0x280>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0c9b      	lsrs	r3, r3, #18
 8002e5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4a6a      	ldr	r2, [pc, #424]	@ (800302c <HAL_I2C_Init+0x274>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d802      	bhi.n	8002e8c <HAL_I2C_Init+0xd4>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	e009      	b.n	8002ea0 <HAL_I2C_Init+0xe8>
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
 8002e96:	4a69      	ldr	r2, [pc, #420]	@ (800303c <HAL_I2C_Init+0x284>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	099b      	lsrs	r3, r3, #6
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eb2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	495c      	ldr	r1, [pc, #368]	@ (800302c <HAL_I2C_Init+0x274>)
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	d819      	bhi.n	8002ef4 <HAL_I2C_Init+0x13c>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e59      	subs	r1, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ece:	1c59      	adds	r1, r3, #1
 8002ed0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <HAL_I2C_Init+0x138>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1e59      	subs	r1, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ee8:	3301      	adds	r3, #1
 8002eea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eee:	e051      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	e04f      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d111      	bne.n	8002f20 <HAL_I2C_Init+0x168>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	1e58      	subs	r0, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	440b      	add	r3, r1
 8002f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	e012      	b.n	8002f46 <HAL_I2C_Init+0x18e>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1e58      	subs	r0, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	0099      	lsls	r1, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f36:	3301      	adds	r3, #1
 8002f38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	bf0c      	ite	eq
 8002f40:	2301      	moveq	r3, #1
 8002f42:	2300      	movne	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_I2C_Init+0x196>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e022      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10e      	bne.n	8002f74 <HAL_I2C_Init+0x1bc>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e58      	subs	r0, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6859      	ldr	r1, [r3, #4]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	440b      	add	r3, r1
 8002f64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f68:	3301      	adds	r3, #1
 8002f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f72:	e00f      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	0099      	lsls	r1, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	6809      	ldr	r1, [r1, #0]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6911      	ldr	r1, [r2, #16]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68d2      	ldr	r2, [r2, #12]
 8002fce:	4311      	orrs	r1, r2
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695a      	ldr	r2, [r3, #20]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	000186a0 	.word	0x000186a0
 8003030:	001e847f 	.word	0x001e847f
 8003034:	003d08ff 	.word	0x003d08ff
 8003038:	431bde83 	.word	0x431bde83
 800303c:	10624dd3 	.word	0x10624dd3

08003040 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	461a      	mov	r2, r3
 800304c:	460b      	mov	r3, r1
 800304e:	817b      	strh	r3, [r7, #10]
 8003050:	4613      	mov	r3, r2
 8003052:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003054:	f7fe fece 	bl	8001df4 <HAL_GetTick>
 8003058:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b20      	cmp	r3, #32
 8003064:	f040 80e0 	bne.w	8003228 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2319      	movs	r3, #25
 800306e:	2201      	movs	r2, #1
 8003070:	4970      	ldr	r1, [pc, #448]	@ (8003234 <HAL_I2C_Master_Transmit+0x1f4>)
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f964 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800307e:	2302      	movs	r3, #2
 8003080:	e0d3      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <HAL_I2C_Master_Transmit+0x50>
 800308c:	2302      	movs	r3, #2
 800308e:	e0cc      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d007      	beq.n	80030b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f042 0201 	orr.w	r2, r2, #1
 80030b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2221      	movs	r2, #33	@ 0x21
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2210      	movs	r2, #16
 80030d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	893a      	ldrh	r2, [r7, #8]
 80030e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4a50      	ldr	r2, [pc, #320]	@ (8003238 <HAL_I2C_Master_Transmit+0x1f8>)
 80030f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030f8:	8979      	ldrh	r1, [r7, #10]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	6a3a      	ldr	r2, [r7, #32]
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 f89c 	bl	800323c <I2C_MasterRequestWrite>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e08d      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003124:	e066      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	6a39      	ldr	r1, [r7, #32]
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 fa22 	bl	8003574 <I2C_WaitOnTXEFlagUntilTimeout>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	2b04      	cmp	r3, #4
 800313c:	d107      	bne.n	800314e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e06b      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	781a      	ldrb	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316c:	b29b      	uxth	r3, r3
 800316e:	3b01      	subs	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b04      	cmp	r3, #4
 800318e:	d11b      	bne.n	80031c8 <HAL_I2C_Master_Transmit+0x188>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d017      	beq.n	80031c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	781a      	ldrb	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	6a39      	ldr	r1, [r7, #32]
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f000 fa19 	bl	8003604 <I2C_WaitOnBTFFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00d      	beq.n	80031f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d107      	bne.n	80031f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e01a      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d194      	bne.n	8003126 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e000      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003228:	2302      	movs	r3, #2
  }
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	00100002 	.word	0x00100002
 8003238:	ffff0000 	.word	0xffff0000

0800323c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b088      	sub	sp, #32
 8003240:	af02      	add	r7, sp, #8
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	607a      	str	r2, [r7, #4]
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	460b      	mov	r3, r1
 800324a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003250:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2b08      	cmp	r3, #8
 8003256:	d006      	beq.n	8003266 <I2C_MasterRequestWrite+0x2a>
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d003      	beq.n	8003266 <I2C_MasterRequestWrite+0x2a>
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003264:	d108      	bne.n	8003278 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e00b      	b.n	8003290 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327c:	2b12      	cmp	r3, #18
 800327e:	d107      	bne.n	8003290 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800328e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f84f 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00d      	beq.n	80032c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b6:	d103      	bne.n	80032c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e035      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032cc:	d108      	bne.n	80032e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032ce:	897b      	ldrh	r3, [r7, #10]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	461a      	mov	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032dc:	611a      	str	r2, [r3, #16]
 80032de:	e01b      	b.n	8003318 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032e0:	897b      	ldrh	r3, [r7, #10]
 80032e2:	11db      	asrs	r3, r3, #7
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f003 0306 	and.w	r3, r3, #6
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	f063 030f 	orn	r3, r3, #15
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	490e      	ldr	r1, [pc, #56]	@ (8003338 <I2C_MasterRequestWrite+0xfc>)
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f000 f898 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e010      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800330e:	897b      	ldrh	r3, [r7, #10]
 8003310:	b2da      	uxtb	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4907      	ldr	r1, [pc, #28]	@ (800333c <I2C_MasterRequestWrite+0x100>)
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f888 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	00010008 	.word	0x00010008
 800333c:	00010002 	.word	0x00010002

08003340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	4613      	mov	r3, r2
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003350:	e048      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003358:	d044      	beq.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335a:	f7fe fd4b 	bl	8001df4 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d302      	bcc.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d139      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10d      	bne.n	8003396 <I2C_WaitOnFlagUntilTimeout+0x56>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	e00c      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	43da      	mvns	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4013      	ands	r3, r2
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d116      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e023      	b.n	800342c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	0c1b      	lsrs	r3, r3, #16
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d10d      	bne.n	800340a <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	43da      	mvns	r2, r3
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	4013      	ands	r3, r2
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	bf0c      	ite	eq
 8003400:	2301      	moveq	r3, #1
 8003402:	2300      	movne	r3, #0
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	e00c      	b.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	43da      	mvns	r2, r3
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4013      	ands	r3, r2
 8003416:	b29b      	uxth	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	461a      	mov	r2, r3
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	429a      	cmp	r2, r3
 8003428:	d093      	beq.n	8003352 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003442:	e071      	b.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003452:	d123      	bne.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003462:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800346c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e067      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a2:	d041      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a4:	f7fe fca6 	bl	8001df4 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d302      	bcc.n	80034ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d136      	bne.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d10c      	bne.n	80034de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	43da      	mvns	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4013      	ands	r3, r2
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	bf14      	ite	ne
 80034d6:	2301      	movne	r3, #1
 80034d8:	2300      	moveq	r3, #0
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	e00b      	b.n	80034f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	43da      	mvns	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf14      	ite	ne
 80034f0:	2301      	movne	r3, #1
 80034f2:	2300      	moveq	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d016      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	f043 0220 	orr.w	r2, r3, #32
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e021      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d10c      	bne.n	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	e00b      	b.n	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4013      	ands	r3, r2
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf14      	ite	ne
 800355e:	2301      	movne	r3, #1
 8003560:	2300      	moveq	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	f47f af6d 	bne.w	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003580:	e034      	b.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f886 	bl	8003694 <I2C_IsAcknowledgeFailed>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e034      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003598:	d028      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe fc2b 	bl	8001df4 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d11d      	bne.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ba:	2b80      	cmp	r3, #128	@ 0x80
 80035bc:	d016      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	f043 0220 	orr.w	r2, r3, #32
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e007      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f6:	2b80      	cmp	r3, #128	@ 0x80
 80035f8:	d1c3      	bne.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003610:	e034      	b.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f83e 	bl	8003694 <I2C_IsAcknowledgeFailed>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e034      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003628:	d028      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7fe fbe3 	bl	8001df4 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d11d      	bne.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b04      	cmp	r3, #4
 800364c:	d016      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	f043 0220 	orr.w	r2, r3, #32
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e007      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b04      	cmp	r3, #4
 8003688:	d1c3      	bne.n	8003612 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036aa:	d11b      	bne.n	80036e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	f043 0204 	orr.w	r2, r3, #4
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e000      	b.n	80036e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr

080036f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e272      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 8087 	beq.w	800381e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003710:	4b92      	ldr	r3, [pc, #584]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 030c 	and.w	r3, r3, #12
 8003718:	2b04      	cmp	r3, #4
 800371a:	d00c      	beq.n	8003736 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800371c:	4b8f      	ldr	r3, [pc, #572]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 030c 	and.w	r3, r3, #12
 8003724:	2b08      	cmp	r3, #8
 8003726:	d112      	bne.n	800374e <HAL_RCC_OscConfig+0x5e>
 8003728:	4b8c      	ldr	r3, [pc, #560]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003734:	d10b      	bne.n	800374e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003736:	4b89      	ldr	r3, [pc, #548]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d06c      	beq.n	800381c <HAL_RCC_OscConfig+0x12c>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d168      	bne.n	800381c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e24c      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003756:	d106      	bne.n	8003766 <HAL_RCC_OscConfig+0x76>
 8003758:	4b80      	ldr	r3, [pc, #512]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a7f      	ldr	r2, [pc, #508]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800375e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	e02e      	b.n	80037c4 <HAL_RCC_OscConfig+0xd4>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10c      	bne.n	8003788 <HAL_RCC_OscConfig+0x98>
 800376e:	4b7b      	ldr	r3, [pc, #492]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a7a      	ldr	r2, [pc, #488]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003778:	6013      	str	r3, [r2, #0]
 800377a:	4b78      	ldr	r3, [pc, #480]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a77      	ldr	r2, [pc, #476]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003780:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	e01d      	b.n	80037c4 <HAL_RCC_OscConfig+0xd4>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003790:	d10c      	bne.n	80037ac <HAL_RCC_OscConfig+0xbc>
 8003792:	4b72      	ldr	r3, [pc, #456]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a71      	ldr	r2, [pc, #452]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003798:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	4b6f      	ldr	r3, [pc, #444]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6e      	ldr	r2, [pc, #440]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e00b      	b.n	80037c4 <HAL_RCC_OscConfig+0xd4>
 80037ac:	4b6b      	ldr	r3, [pc, #428]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a6a      	ldr	r2, [pc, #424]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b68      	ldr	r3, [pc, #416]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a67      	ldr	r2, [pc, #412]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d013      	beq.n	80037f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037cc:	f7fe fb12 	bl	8001df4 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d4:	f7fe fb0e 	bl	8001df4 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	@ 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e200      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	4b5d      	ldr	r3, [pc, #372]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0xe4>
 80037f2:	e014      	b.n	800381e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f4:	f7fe fafe 	bl	8001df4 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037fc:	f7fe fafa 	bl	8001df4 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b64      	cmp	r3, #100	@ 0x64
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e1ec      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380e:	4b53      	ldr	r3, [pc, #332]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f0      	bne.n	80037fc <HAL_RCC_OscConfig+0x10c>
 800381a:	e000      	b.n	800381e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800381c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d063      	beq.n	80038f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800382a:	4b4c      	ldr	r3, [pc, #304]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f003 030c 	and.w	r3, r3, #12
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003836:	4b49      	ldr	r3, [pc, #292]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 030c 	and.w	r3, r3, #12
 800383e:	2b08      	cmp	r3, #8
 8003840:	d11c      	bne.n	800387c <HAL_RCC_OscConfig+0x18c>
 8003842:	4b46      	ldr	r3, [pc, #280]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d116      	bne.n	800387c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384e:	4b43      	ldr	r3, [pc, #268]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_RCC_OscConfig+0x176>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d001      	beq.n	8003866 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e1c0      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003866:	4b3d      	ldr	r3, [pc, #244]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	4939      	ldr	r1, [pc, #228]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003876:	4313      	orrs	r3, r2
 8003878:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800387a:	e03a      	b.n	80038f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003884:	4b36      	ldr	r3, [pc, #216]	@ (8003960 <HAL_RCC_OscConfig+0x270>)
 8003886:	2201      	movs	r2, #1
 8003888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388a:	f7fe fab3 	bl	8001df4 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003892:	f7fe faaf 	bl	8001df4 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e1a1      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a4:	4b2d      	ldr	r3, [pc, #180]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b0:	4b2a      	ldr	r3, [pc, #168]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4927      	ldr	r1, [pc, #156]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]
 80038c4:	e015      	b.n	80038f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c6:	4b26      	ldr	r3, [pc, #152]	@ (8003960 <HAL_RCC_OscConfig+0x270>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7fe fa92 	bl	8001df4 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d4:	f7fe fa8e 	bl	8001df4 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e180      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e6:	4b1d      	ldr	r3, [pc, #116]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d03a      	beq.n	8003974 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d019      	beq.n	800393a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003906:	4b17      	ldr	r3, [pc, #92]	@ (8003964 <HAL_RCC_OscConfig+0x274>)
 8003908:	2201      	movs	r2, #1
 800390a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fe fa72 	bl	8001df4 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003914:	f7fe fa6e 	bl	8001df4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e160      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003926:	4b0d      	ldr	r3, [pc, #52]	@ (800395c <HAL_RCC_OscConfig+0x26c>)
 8003928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003932:	2001      	movs	r0, #1
 8003934:	f000 face 	bl	8003ed4 <RCC_Delay>
 8003938:	e01c      	b.n	8003974 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800393a:	4b0a      	ldr	r3, [pc, #40]	@ (8003964 <HAL_RCC_OscConfig+0x274>)
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003940:	f7fe fa58 	bl	8001df4 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003946:	e00f      	b.n	8003968 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003948:	f7fe fa54 	bl	8001df4 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d908      	bls.n	8003968 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e146      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000
 8003960:	42420000 	.word	0x42420000
 8003964:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003968:	4b92      	ldr	r3, [pc, #584]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1e9      	bne.n	8003948 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 80a6 	beq.w	8003ace <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003982:	2300      	movs	r3, #0
 8003984:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003986:	4b8b      	ldr	r3, [pc, #556]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10d      	bne.n	80039ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003992:	4b88      	ldr	r3, [pc, #544]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	4a87      	ldr	r2, [pc, #540]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800399c:	61d3      	str	r3, [r2, #28]
 800399e:	4b85      	ldr	r3, [pc, #532]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	60bb      	str	r3, [r7, #8]
 80039a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039aa:	2301      	movs	r3, #1
 80039ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ae:	4b82      	ldr	r3, [pc, #520]	@ (8003bb8 <HAL_RCC_OscConfig+0x4c8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d118      	bne.n	80039ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ba:	4b7f      	ldr	r3, [pc, #508]	@ (8003bb8 <HAL_RCC_OscConfig+0x4c8>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a7e      	ldr	r2, [pc, #504]	@ (8003bb8 <HAL_RCC_OscConfig+0x4c8>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c6:	f7fe fa15 	bl	8001df4 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ce:	f7fe fa11 	bl	8001df4 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b64      	cmp	r3, #100	@ 0x64
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e103      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e0:	4b75      	ldr	r3, [pc, #468]	@ (8003bb8 <HAL_RCC_OscConfig+0x4c8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d106      	bne.n	8003a02 <HAL_RCC_OscConfig+0x312>
 80039f4:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	4a6e      	ldr	r2, [pc, #440]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	6213      	str	r3, [r2, #32]
 8003a00:	e02d      	b.n	8003a5e <HAL_RCC_OscConfig+0x36e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10c      	bne.n	8003a24 <HAL_RCC_OscConfig+0x334>
 8003a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	4a69      	ldr	r2, [pc, #420]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a10:	f023 0301 	bic.w	r3, r3, #1
 8003a14:	6213      	str	r3, [r2, #32]
 8003a16:	4b67      	ldr	r3, [pc, #412]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4a66      	ldr	r2, [pc, #408]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
 8003a20:	6213      	str	r3, [r2, #32]
 8003a22:	e01c      	b.n	8003a5e <HAL_RCC_OscConfig+0x36e>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	2b05      	cmp	r3, #5
 8003a2a:	d10c      	bne.n	8003a46 <HAL_RCC_OscConfig+0x356>
 8003a2c:	4b61      	ldr	r3, [pc, #388]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	4a60      	ldr	r2, [pc, #384]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a32:	f043 0304 	orr.w	r3, r3, #4
 8003a36:	6213      	str	r3, [r2, #32]
 8003a38:	4b5e      	ldr	r3, [pc, #376]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	6213      	str	r3, [r2, #32]
 8003a44:	e00b      	b.n	8003a5e <HAL_RCC_OscConfig+0x36e>
 8003a46:	4b5b      	ldr	r3, [pc, #364]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	4a5a      	ldr	r2, [pc, #360]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	6213      	str	r3, [r2, #32]
 8003a52:	4b58      	ldr	r3, [pc, #352]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	4a57      	ldr	r2, [pc, #348]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a58:	f023 0304 	bic.w	r3, r3, #4
 8003a5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d015      	beq.n	8003a92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a66:	f7fe f9c5 	bl	8001df4 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6c:	e00a      	b.n	8003a84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6e:	f7fe f9c1 	bl	8001df4 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e0b1      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a84:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d0ee      	beq.n	8003a6e <HAL_RCC_OscConfig+0x37e>
 8003a90:	e014      	b.n	8003abc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a92:	f7fe f9af 	bl	8001df4 <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a98:	e00a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a9a:	f7fe f9ab 	bl	8001df4 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e09b      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ab0:	4b40      	ldr	r3, [pc, #256]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1ee      	bne.n	8003a9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003abc:	7dfb      	ldrb	r3, [r7, #23]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d105      	bne.n	8003ace <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	4a3b      	ldr	r2, [pc, #236]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003acc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 8087 	beq.w	8003be6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad8:	4b36      	ldr	r3, [pc, #216]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 030c 	and.w	r3, r3, #12
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d061      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d146      	bne.n	8003b7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aec:	4b33      	ldr	r3, [pc, #204]	@ (8003bbc <HAL_RCC_OscConfig+0x4cc>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af2:	f7fe f97f 	bl	8001df4 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003afa:	f7fe f97b 	bl	8001df4 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e06d      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b0c:	4b29      	ldr	r3, [pc, #164]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f0      	bne.n	8003afa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b20:	d108      	bne.n	8003b34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b22:	4b24      	ldr	r3, [pc, #144]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	4921      	ldr	r1, [pc, #132]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b34:	4b1f      	ldr	r3, [pc, #124]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a19      	ldr	r1, [r3, #32]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	430b      	orrs	r3, r1
 8003b46:	491b      	ldr	r1, [pc, #108]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bbc <HAL_RCC_OscConfig+0x4cc>)
 8003b4e:	2201      	movs	r2, #1
 8003b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b52:	f7fe f94f 	bl	8001df4 <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5a:	f7fe f94b 	bl	8001df4 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e03d      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b6c:	4b11      	ldr	r3, [pc, #68]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f0      	beq.n	8003b5a <HAL_RCC_OscConfig+0x46a>
 8003b78:	e035      	b.n	8003be6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7a:	4b10      	ldr	r3, [pc, #64]	@ (8003bbc <HAL_RCC_OscConfig+0x4cc>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7fe f938 	bl	8001df4 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b88:	f7fe f934 	bl	8001df4 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e026      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b9a:	4b06      	ldr	r3, [pc, #24]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0x498>
 8003ba6:	e01e      	b.n	8003be6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d107      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e019      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_RCC_OscConfig+0x500>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d106      	bne.n	8003be2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d001      	beq.n	8003be6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3718      	adds	r7, #24
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40021000 	.word	0x40021000

08003bf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0d0      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c08:	4b6a      	ldr	r3, [pc, #424]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	683a      	ldr	r2, [r7, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d910      	bls.n	8003c38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c16:	4b67      	ldr	r3, [pc, #412]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f023 0207 	bic.w	r2, r3, #7
 8003c1e:	4965      	ldr	r1, [pc, #404]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c26:	4b63      	ldr	r3, [pc, #396]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	683a      	ldr	r2, [r7, #0]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d001      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e0b8      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d020      	beq.n	8003c86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d005      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c50:	4b59      	ldr	r3, [pc, #356]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	4a58      	ldr	r2, [pc, #352]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0308 	and.w	r3, r3, #8
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c68:	4b53      	ldr	r3, [pc, #332]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	4a52      	ldr	r2, [pc, #328]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c74:	4b50      	ldr	r3, [pc, #320]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	494d      	ldr	r1, [pc, #308]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d040      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d107      	bne.n	8003caa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c9a:	4b47      	ldr	r3, [pc, #284]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d115      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e07f      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d107      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb2:	4b41      	ldr	r3, [pc, #260]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d109      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e073      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e06b      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cd2:	4b39      	ldr	r3, [pc, #228]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f023 0203 	bic.w	r2, r3, #3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	4936      	ldr	r1, [pc, #216]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ce4:	f7fe f886 	bl	8001df4 <HAL_GetTick>
 8003ce8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cea:	e00a      	b.n	8003d02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cec:	f7fe f882 	bl	8001df4 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e053      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d02:	4b2d      	ldr	r3, [pc, #180]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f003 020c 	and.w	r2, r3, #12
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d1eb      	bne.n	8003cec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d14:	4b27      	ldr	r3, [pc, #156]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0307 	and.w	r3, r3, #7
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d210      	bcs.n	8003d44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d22:	4b24      	ldr	r3, [pc, #144]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f023 0207 	bic.w	r2, r3, #7
 8003d2a:	4922      	ldr	r1, [pc, #136]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d32:	4b20      	ldr	r3, [pc, #128]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d001      	beq.n	8003d44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e032      	b.n	8003daa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d008      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d50:	4b19      	ldr	r3, [pc, #100]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	4916      	ldr	r1, [pc, #88]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0308 	and.w	r3, r3, #8
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d009      	beq.n	8003d82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d6e:	4b12      	ldr	r3, [pc, #72]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	00db      	lsls	r3, r3, #3
 8003d7c:	490e      	ldr	r1, [pc, #56]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d82:	f000 f821 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8003d86:	4602      	mov	r2, r0
 8003d88:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	091b      	lsrs	r3, r3, #4
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	490a      	ldr	r1, [pc, #40]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c8>)
 8003d94:	5ccb      	ldrb	r3, [r1, r3]
 8003d96:	fa22 f303 	lsr.w	r3, r2, r3
 8003d9a:	4a09      	ldr	r2, [pc, #36]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1cc>)
 8003d9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d9e:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1d0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fd ffe4 	bl	8001d70 <HAL_InitTick>

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	40022000 	.word	0x40022000
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	08006e2c 	.word	0x08006e2c
 8003dc0:	20000004 	.word	0x20000004
 8003dc4:	20000008 	.word	0x20000008

08003dc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	617b      	str	r3, [r7, #20]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003de2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f003 030c 	and.w	r3, r3, #12
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	d002      	beq.n	8003df8 <HAL_RCC_GetSysClockFreq+0x30>
 8003df2:	2b08      	cmp	r3, #8
 8003df4:	d003      	beq.n	8003dfe <HAL_RCC_GetSysClockFreq+0x36>
 8003df6:	e027      	b.n	8003e48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003df8:	4b19      	ldr	r3, [pc, #100]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dfa:	613b      	str	r3, [r7, #16]
      break;
 8003dfc:	e027      	b.n	8003e4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	0c9b      	lsrs	r3, r3, #18
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	4a17      	ldr	r2, [pc, #92]	@ (8003e64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e08:	5cd3      	ldrb	r3, [r2, r3]
 8003e0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d010      	beq.n	8003e38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e16:	4b11      	ldr	r3, [pc, #68]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x94>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	0c5b      	lsrs	r3, r3, #17
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	4a11      	ldr	r2, [pc, #68]	@ (8003e68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e22:	5cd3      	ldrb	r3, [r2, r3]
 8003e24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a0d      	ldr	r2, [pc, #52]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e2a:	fb03 f202 	mul.w	r2, r3, r2
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	e004      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e3c:	fb02 f303 	mul.w	r3, r2, r3
 8003e40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	613b      	str	r3, [r7, #16]
      break;
 8003e46:	e002      	b.n	8003e4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e48:	4b05      	ldr	r3, [pc, #20]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e4a:	613b      	str	r3, [r7, #16]
      break;
 8003e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e4e:	693b      	ldr	r3, [r7, #16]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	371c      	adds	r7, #28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	007a1200 	.word	0x007a1200
 8003e64:	08006e44 	.word	0x08006e44
 8003e68:	08006e54 	.word	0x08006e54
 8003e6c:	003d0900 	.word	0x003d0900

08003e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e74:	4b02      	ldr	r3, [pc, #8]	@ (8003e80 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e76:	681b      	ldr	r3, [r3, #0]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr
 8003e80:	20000004 	.word	0x20000004

08003e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e88:	f7ff fff2 	bl	8003e70 <HAL_RCC_GetHCLKFreq>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	0a1b      	lsrs	r3, r3, #8
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	4903      	ldr	r1, [pc, #12]	@ (8003ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e9a:	5ccb      	ldrb	r3, [r1, r3]
 8003e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	08006e3c 	.word	0x08006e3c

08003eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003eb0:	f7ff ffde 	bl	8003e70 <HAL_RCC_GetHCLKFreq>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	4b05      	ldr	r3, [pc, #20]	@ (8003ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	0adb      	lsrs	r3, r3, #11
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	4903      	ldr	r1, [pc, #12]	@ (8003ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ec2:	5ccb      	ldrb	r3, [r1, r3]
 8003ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	08006e3c 	.word	0x08006e3c

08003ed4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003edc:	4b0a      	ldr	r3, [pc, #40]	@ (8003f08 <RCC_Delay+0x34>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8003f0c <RCC_Delay+0x38>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	0a5b      	lsrs	r3, r3, #9
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ef0:	bf00      	nop
  }
  while (Delay --);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1e5a      	subs	r2, r3, #1
 8003ef6:	60fa      	str	r2, [r7, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1f9      	bne.n	8003ef0 <RCC_Delay+0x1c>
}
 8003efc:	bf00      	nop
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	20000004 	.word	0x20000004
 8003f0c:	10624dd3 	.word	0x10624dd3

08003f10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d07d      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f30:	4b4f      	ldr	r3, [pc, #316]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10d      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f3c:	4b4c      	ldr	r3, [pc, #304]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f3e:	69db      	ldr	r3, [r3, #28]
 8003f40:	4a4b      	ldr	r2, [pc, #300]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	61d3      	str	r3, [r2, #28]
 8003f48:	4b49      	ldr	r3, [pc, #292]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f54:	2301      	movs	r3, #1
 8003f56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f58:	4b46      	ldr	r3, [pc, #280]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d118      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f64:	4b43      	ldr	r3, [pc, #268]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a42      	ldr	r2, [pc, #264]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f70:	f7fd ff40 	bl	8001df4 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f76:	e008      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f78:	f7fd ff3c 	bl	8001df4 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	@ 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e06d      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f96:	4b36      	ldr	r3, [pc, #216]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d02e      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d027      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fbc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fbe:	4b2e      	ldr	r3, [pc, #184]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fca:	4a29      	ldr	r2, [pc, #164]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d014      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fda:	f7fd ff0b 	bl	8001df4 <HAL_GetTick>
 8003fde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe0:	e00a      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe2:	f7fd ff07 	bl	8001df4 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e036      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0ee      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004004:	4b1a      	ldr	r3, [pc, #104]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	4917      	ldr	r1, [pc, #92]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004012:	4313      	orrs	r3, r2
 8004014:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004016:	7dfb      	ldrb	r3, [r7, #23]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d105      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800401c:	4b14      	ldr	r3, [pc, #80]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	4a13      	ldr	r2, [pc, #76]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004022:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004026:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d008      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004034:	4b0e      	ldr	r3, [pc, #56]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	490b      	ldr	r1, [pc, #44]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004042:	4313      	orrs	r3, r2
 8004044:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0310 	and.w	r3, r3, #16
 800404e:	2b00      	cmp	r3, #0
 8004050:	d008      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004052:	4b07      	ldr	r3, [pc, #28]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	4904      	ldr	r1, [pc, #16]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004060:	4313      	orrs	r3, r2
 8004062:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3718      	adds	r7, #24
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40021000 	.word	0x40021000
 8004074:	40007000 	.word	0x40007000
 8004078:	42420440 	.word	0x42420440

0800407c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	2300      	movs	r3, #0
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	2300      	movs	r3, #0
 800408e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	2300      	movs	r3, #0
 8004096:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b10      	cmp	r3, #16
 800409c:	d00a      	beq.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b10      	cmp	r3, #16
 80040a2:	f200 808a 	bhi.w	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d045      	beq.n	8004138 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d075      	beq.n	800419e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80040b2:	e082      	b.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80040b4:	4b46      	ldr	r3, [pc, #280]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80040ba:	4b45      	ldr	r3, [pc, #276]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d07b      	beq.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	0c9b      	lsrs	r3, r3, #18
 80040ca:	f003 030f 	and.w	r3, r3, #15
 80040ce:	4a41      	ldr	r2, [pc, #260]	@ (80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80040d0:	5cd3      	ldrb	r3, [r2, r3]
 80040d2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d015      	beq.n	800410a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040de:	4b3c      	ldr	r3, [pc, #240]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	0c5b      	lsrs	r3, r3, #17
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	4a3b      	ldr	r2, [pc, #236]	@ (80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80040ea:	5cd3      	ldrb	r3, [r2, r3]
 80040ec:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00d      	beq.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80040f8:	4a38      	ldr	r2, [pc, #224]	@ (80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	fb02 f303 	mul.w	r3, r2, r3
 8004106:	61fb      	str	r3, [r7, #28]
 8004108:	e004      	b.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	4a34      	ldr	r2, [pc, #208]	@ (80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800410e:	fb02 f303 	mul.w	r3, r2, r3
 8004112:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004114:	4b2e      	ldr	r3, [pc, #184]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800411c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004120:	d102      	bne.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	61bb      	str	r3, [r7, #24]
      break;
 8004126:	e04a      	b.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	4a2d      	ldr	r2, [pc, #180]	@ (80041e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	085b      	lsrs	r3, r3, #1
 8004134:	61bb      	str	r3, [r7, #24]
      break;
 8004136:	e042      	b.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004138:	4b25      	ldr	r3, [pc, #148]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004148:	d108      	bne.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004158:	61bb      	str	r3, [r7, #24]
 800415a:	e01f      	b.n	800419c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004162:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004166:	d109      	bne.n	800417c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004168:	4b19      	ldr	r3, [pc, #100]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004174:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004178:	61bb      	str	r3, [r7, #24]
 800417a:	e00f      	b.n	800419c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004182:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004186:	d11c      	bne.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004188:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d016      	beq.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004194:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004198:	61bb      	str	r3, [r7, #24]
      break;
 800419a:	e012      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800419c:	e011      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800419e:	f7ff fe85 	bl	8003eac <HAL_RCC_GetPCLK2Freq>
 80041a2:	4602      	mov	r2, r0
 80041a4:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	0b9b      	lsrs	r3, r3, #14
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	3301      	adds	r3, #1
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b6:	61bb      	str	r3, [r7, #24]
      break;
 80041b8:	e004      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80041ba:	bf00      	nop
 80041bc:	e002      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80041be:	bf00      	nop
 80041c0:	e000      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80041c2:	bf00      	nop
    }
  }
  return (frequency);
 80041c4:	69bb      	ldr	r3, [r7, #24]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3720      	adds	r7, #32
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40021000 	.word	0x40021000
 80041d4:	08006e58 	.word	0x08006e58
 80041d8:	08006e68 	.word	0x08006e68
 80041dc:	007a1200 	.word	0x007a1200
 80041e0:	003d0900 	.word	0x003d0900
 80041e4:	aaaaaaab 	.word	0xaaaaaaab

080041e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e076      	b.n	80042e8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d108      	bne.n	8004214 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800420a:	d009      	beq.n	8004220 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	61da      	str	r2, [r3, #28]
 8004212:	e005      	b.n	8004220 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7fd fc12 	bl	8001a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004256:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	431a      	orrs	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	431a      	orrs	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004290:	431a      	orrs	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a4:	ea42 0103 	orr.w	r1, r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	0c1a      	lsrs	r2, r3, #16
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f002 0204 	and.w	r2, r2, #4
 80042c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	603b      	str	r3, [r7, #0]
 80042fc:	4613      	mov	r3, r2
 80042fe:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004300:	f7fd fd78 	bl	8001df4 <HAL_GetTick>
 8004304:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b01      	cmp	r3, #1
 8004314:	d001      	beq.n	800431a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004316:	2302      	movs	r3, #2
 8004318:	e12a      	b.n	8004570 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Transmit+0x36>
 8004320:	88fb      	ldrh	r3, [r7, #6]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e122      	b.n	8004570 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_SPI_Transmit+0x48>
 8004334:	2302      	movs	r3, #2
 8004336:	e11b      	b.n	8004570 <HAL_SPI_Transmit+0x280>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2203      	movs	r2, #3
 8004344:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	88fa      	ldrh	r2, [r7, #6]
 8004358:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	88fa      	ldrh	r2, [r7, #6]
 800435e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004386:	d10f      	bne.n	80043a8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004396:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b2:	2b40      	cmp	r3, #64	@ 0x40
 80043b4:	d007      	beq.n	80043c6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043ce:	d152      	bne.n	8004476 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_SPI_Transmit+0xee>
 80043d8:	8b7b      	ldrh	r3, [r7, #26]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d145      	bne.n	800446a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e2:	881a      	ldrh	r2, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	1c9a      	adds	r2, r3, #2
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004402:	e032      	b.n	800446a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b02      	cmp	r3, #2
 8004410:	d112      	bne.n	8004438 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	881a      	ldrh	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004422:	1c9a      	adds	r2, r3, #2
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004436:	e018      	b.n	800446a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004438:	f7fd fcdc 	bl	8001df4 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	683a      	ldr	r2, [r7, #0]
 8004444:	429a      	cmp	r2, r3
 8004446:	d803      	bhi.n	8004450 <HAL_SPI_Transmit+0x160>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d102      	bne.n	8004456 <HAL_SPI_Transmit+0x166>
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d109      	bne.n	800446a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e082      	b.n	8004570 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800446e:	b29b      	uxth	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1c7      	bne.n	8004404 <HAL_SPI_Transmit+0x114>
 8004474:	e053      	b.n	800451e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_SPI_Transmit+0x194>
 800447e:	8b7b      	ldrh	r3, [r7, #26]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d147      	bne.n	8004514 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	7812      	ldrb	r2, [r2, #0]
 8004490:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80044aa:	e033      	b.n	8004514 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d113      	bne.n	80044e2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	330c      	adds	r3, #12
 80044c4:	7812      	ldrb	r2, [r2, #0]
 80044c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b29a      	uxth	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044e0:	e018      	b.n	8004514 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044e2:	f7fd fc87 	bl	8001df4 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d803      	bhi.n	80044fa <HAL_SPI_Transmit+0x20a>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f8:	d102      	bne.n	8004500 <HAL_SPI_Transmit+0x210>
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d109      	bne.n	8004514 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e02d      	b.n	8004570 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004518:	b29b      	uxth	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1c6      	bne.n	80044ac <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	6839      	ldr	r1, [r7, #0]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fbc4 	bl	8004cb0 <SPI_EndRxTxTransaction>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2220      	movs	r2, #32
 8004532:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10a      	bne.n	8004552 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800453c:	2300      	movs	r3, #0
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	617b      	str	r3, [r7, #20]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800456e:	2300      	movs	r3, #0
  }
}
 8004570:	4618      	mov	r0, r3
 8004572:	3720      	adds	r7, #32
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af02      	add	r7, sp, #8
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	603b      	str	r3, [r7, #0]
 8004584:	4613      	mov	r3, r2
 8004586:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	d001      	beq.n	8004598 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004594:	2302      	movs	r3, #2
 8004596:	e104      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a0:	d112      	bne.n	80045c8 <HAL_SPI_Receive+0x50>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10e      	bne.n	80045c8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2204      	movs	r2, #4
 80045ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045b2:	88fa      	ldrh	r2, [r7, #6]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 f8f3 	bl	80047aa <HAL_SPI_TransmitReceive>
 80045c4:	4603      	mov	r3, r0
 80045c6:	e0ec      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045c8:	f7fd fc14 	bl	8001df4 <HAL_GetTick>
 80045cc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_SPI_Receive+0x62>
 80045d4:	88fb      	ldrh	r3, [r7, #6]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e0e1      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_SPI_Receive+0x74>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e0da      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2204      	movs	r2, #4
 80045f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	88fa      	ldrh	r2, [r7, #6]
 800460c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	88fa      	ldrh	r2, [r7, #6]
 8004612:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800463a:	d10f      	bne.n	800465c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800464a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800465a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004666:	2b40      	cmp	r3, #64	@ 0x40
 8004668:	d007      	beq.n	800467a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004678:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d170      	bne.n	8004764 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004682:	e035      	b.n	80046f0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b01      	cmp	r3, #1
 8004690:	d115      	bne.n	80046be <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f103 020c 	add.w	r2, r3, #12
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469e:	7812      	ldrb	r2, [r2, #0]
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046bc:	e018      	b.n	80046f0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046be:	f7fd fb99 	bl	8001df4 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d803      	bhi.n	80046d6 <HAL_SPI_Receive+0x15e>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d4:	d102      	bne.n	80046dc <HAL_SPI_Receive+0x164>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d109      	bne.n	80046f0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e058      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1c4      	bne.n	8004684 <HAL_SPI_Receive+0x10c>
 80046fa:	e038      	b.n	800476e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b01      	cmp	r3, #1
 8004708:	d113      	bne.n	8004732 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68da      	ldr	r2, [r3, #12]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004714:	b292      	uxth	r2, r2
 8004716:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471c:	1c9a      	adds	r2, r3, #2
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004726:	b29b      	uxth	r3, r3
 8004728:	3b01      	subs	r3, #1
 800472a:	b29a      	uxth	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004730:	e018      	b.n	8004764 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004732:	f7fd fb5f 	bl	8001df4 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	429a      	cmp	r2, r3
 8004740:	d803      	bhi.n	800474a <HAL_SPI_Receive+0x1d2>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004748:	d102      	bne.n	8004750 <HAL_SPI_Receive+0x1d8>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d109      	bne.n	8004764 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e01e      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1c6      	bne.n	80046fc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	6839      	ldr	r1, [r7, #0]
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 fa4a 	bl	8004c0c <SPI_EndRxTransaction>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80047a0:	2300      	movs	r3, #0
  }
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b08a      	sub	sp, #40	@ 0x28
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	60b9      	str	r1, [r7, #8]
 80047b4:	607a      	str	r2, [r7, #4]
 80047b6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047b8:	2301      	movs	r3, #1
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047bc:	f7fd fb1a 	bl	8001df4 <HAL_GetTick>
 80047c0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047c8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047d0:	887b      	ldrh	r3, [r7, #2]
 80047d2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047d4:	7ffb      	ldrb	r3, [r7, #31]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d00c      	beq.n	80047f4 <HAL_SPI_TransmitReceive+0x4a>
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047e0:	d106      	bne.n	80047f0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <HAL_SPI_TransmitReceive+0x46>
 80047ea:	7ffb      	ldrb	r3, [r7, #31]
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	d001      	beq.n	80047f4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047f0:	2302      	movs	r3, #2
 80047f2:	e17f      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_SPI_TransmitReceive+0x5c>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <HAL_SPI_TransmitReceive+0x5c>
 8004800:	887b      	ldrh	r3, [r7, #2]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e174      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <HAL_SPI_TransmitReceive+0x6e>
 8004814:	2302      	movs	r3, #2
 8004816:	e16d      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b04      	cmp	r3, #4
 800482a:	d003      	beq.n	8004834 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2205      	movs	r2, #5
 8004830:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	887a      	ldrh	r2, [r7, #2]
 8004844:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	887a      	ldrh	r2, [r7, #2]
 800484a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	887a      	ldrh	r2, [r7, #2]
 8004856:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	887a      	ldrh	r2, [r7, #2]
 800485c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004874:	2b40      	cmp	r3, #64	@ 0x40
 8004876:	d007      	beq.n	8004888 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004886:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004890:	d17e      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d002      	beq.n	80048a0 <HAL_SPI_TransmitReceive+0xf6>
 800489a:	8afb      	ldrh	r3, [r7, #22]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d16c      	bne.n	800497a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a4:	881a      	ldrh	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b0:	1c9a      	adds	r2, r3, #2
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048c4:	e059      	b.n	800497a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d11b      	bne.n	800490c <HAL_SPI_TransmitReceive+0x162>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_SPI_TransmitReceive+0x162>
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d113      	bne.n	800490c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e8:	881a      	ldrh	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f4:	1c9a      	adds	r2, r3, #2
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048fe:	b29b      	uxth	r3, r3
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b01      	cmp	r3, #1
 8004918:	d119      	bne.n	800494e <HAL_SPI_TransmitReceive+0x1a4>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800491e:	b29b      	uxth	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d014      	beq.n	800494e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	b292      	uxth	r2, r2
 8004930:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004936:	1c9a      	adds	r2, r3, #2
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800494a:	2301      	movs	r3, #1
 800494c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800494e:	f7fd fa51 	bl	8001df4 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800495a:	429a      	cmp	r2, r3
 800495c:	d80d      	bhi.n	800497a <HAL_SPI_TransmitReceive+0x1d0>
 800495e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004964:	d009      	beq.n	800497a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e0bc      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1a0      	bne.n	80048c6 <HAL_SPI_TransmitReceive+0x11c>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004988:	b29b      	uxth	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d19b      	bne.n	80048c6 <HAL_SPI_TransmitReceive+0x11c>
 800498e:	e082      	b.n	8004a96 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <HAL_SPI_TransmitReceive+0x1f4>
 8004998:	8afb      	ldrh	r3, [r7, #22]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d171      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	7812      	ldrb	r2, [r2, #0]
 80049aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049c4:	e05d      	b.n	8004a82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d11c      	bne.n	8004a0e <HAL_SPI_TransmitReceive+0x264>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d017      	beq.n	8004a0e <HAL_SPI_TransmitReceive+0x264>
 80049de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d114      	bne.n	8004a0e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	330c      	adds	r3, #12
 80049ee:	7812      	ldrb	r2, [r2, #0]
 80049f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d119      	bne.n	8004a50 <HAL_SPI_TransmitReceive+0x2a6>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d014      	beq.n	8004a50 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	3b01      	subs	r3, #1
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a50:	f7fd f9d0 	bl	8001df4 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d803      	bhi.n	8004a68 <HAL_SPI_TransmitReceive+0x2be>
 8004a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a66:	d102      	bne.n	8004a6e <HAL_SPI_TransmitReceive+0x2c4>
 8004a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d109      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e038      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d19c      	bne.n	80049c6 <HAL_SPI_TransmitReceive+0x21c>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d197      	bne.n	80049c6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a96:	6a3a      	ldr	r2, [r7, #32]
 8004a98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f908 	bl	8004cb0 <SPI_EndRxTxTransaction>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e01d      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10a      	bne.n	8004ad6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	613b      	str	r3, [r7, #16]
 8004ad4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e000      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004af2:	2300      	movs	r3, #0
  }
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3728      	adds	r7, #40	@ 0x28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	603b      	str	r3, [r7, #0]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b0c:	f7fd f972 	bl	8001df4 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	1a9b      	subs	r3, r3, r2
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	4413      	add	r3, r2
 8004b1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b1c:	f7fd f96a 	bl	8001df4 <HAL_GetTick>
 8004b20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b22:	4b39      	ldr	r3, [pc, #228]	@ (8004c08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	015b      	lsls	r3, r3, #5
 8004b28:	0d1b      	lsrs	r3, r3, #20
 8004b2a:	69fa      	ldr	r2, [r7, #28]
 8004b2c:	fb02 f303 	mul.w	r3, r2, r3
 8004b30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b32:	e054      	b.n	8004bde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3a:	d050      	beq.n	8004bde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b3c:	f7fd f95a 	bl	8001df4 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	69fa      	ldr	r2, [r7, #28]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d902      	bls.n	8004b52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d13d      	bne.n	8004bce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b6a:	d111      	bne.n	8004b90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b74:	d004      	beq.n	8004b80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b7e:	d107      	bne.n	8004b90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b98:	d10f      	bne.n	8004bba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e017      	b.n	8004bfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d101      	bne.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	4013      	ands	r3, r2
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	bf0c      	ite	eq
 8004bee:	2301      	moveq	r3, #1
 8004bf0:	2300      	movne	r3, #0
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	79fb      	ldrb	r3, [r7, #7]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d19b      	bne.n	8004b34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3720      	adds	r7, #32
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000004 	.word	0x20000004

08004c0c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c20:	d111      	bne.n	8004c46 <SPI_EndRxTransaction+0x3a>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2a:	d004      	beq.n	8004c36 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c34:	d107      	bne.n	8004c46 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c44:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c4e:	d117      	bne.n	8004c80 <SPI_EndRxTransaction+0x74>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c58:	d112      	bne.n	8004c80 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2200      	movs	r2, #0
 8004c62:	2101      	movs	r1, #1
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f7ff ff49 	bl	8004afc <SPI_WaitFlagStateUntilTimeout>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01a      	beq.n	8004ca6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c74:	f043 0220 	orr.w	r2, r3, #32
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e013      	b.n	8004ca8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2200      	movs	r2, #0
 8004c88:	2180      	movs	r1, #128	@ 0x80
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f7ff ff36 	bl	8004afc <SPI_WaitFlagStateUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c9a:	f043 0220 	orr.w	r2, r3, #32
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e000      	b.n	8004ca8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af02      	add	r7, sp, #8
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff ff18 	bl	8004afc <SPI_WaitFlagStateUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd6:	f043 0220 	orr.w	r2, r3, #32
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e013      	b.n	8004d0a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2180      	movs	r1, #128	@ 0x80
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f7ff ff05 	bl	8004afc <SPI_WaitFlagStateUntilTimeout>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d007      	beq.n	8004d08 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfc:	f043 0220 	orr.w	r2, r3, #32
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e000      	b.n	8004d0a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b082      	sub	sp, #8
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e042      	b.n	8004daa <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d106      	bne.n	8004d3e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f7fc fedd 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2224      	movs	r2, #36	@ 0x24
 8004d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d54:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fdb8 	bl	80058cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691a      	ldr	r2, [r3, #16]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	695a      	ldr	r2, [r3, #20]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d7a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d8a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b08a      	sub	sp, #40	@ 0x28
 8004db6:	af02      	add	r7, sp, #8
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	603b      	str	r3, [r7, #0]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	d175      	bne.n	8004ebe <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_UART_Transmit+0x2c>
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e06e      	b.n	8004ec0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2221      	movs	r2, #33	@ 0x21
 8004dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004df0:	f7fd f800 	bl	8001df4 <HAL_GetTick>
 8004df4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	88fa      	ldrh	r2, [r7, #6]
 8004dfa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e0a:	d108      	bne.n	8004e1e <HAL_UART_Transmit+0x6c>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d104      	bne.n	8004e1e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	e003      	b.n	8004e26 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e26:	e02e      	b.n	8004e86 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	2180      	movs	r1, #128	@ 0x80
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 fb1d 	bl	8005472 <UART_WaitOnFlagUntilTimeout>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d005      	beq.n	8004e4a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e03a      	b.n	8004ec0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10b      	bne.n	8004e68 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	881b      	ldrh	r3, [r3, #0]
 8004e54:	461a      	mov	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e5e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	3302      	adds	r3, #2
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	e007      	b.n	8004e78 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	781a      	ldrb	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	3301      	adds	r3, #1
 8004e76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1cb      	bne.n	8004e28 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	2200      	movs	r2, #0
 8004e98:	2140      	movs	r1, #64	@ 0x40
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fae9 	bl	8005472 <UART_WaitOnFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d005      	beq.n	8004eb2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e006      	b.n	8004ec0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	e000      	b.n	8004ec0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ebe:	2302      	movs	r3, #2
  }
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3720      	adds	r7, #32
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b20      	cmp	r3, #32
 8004ee0:	d112      	bne.n	8004f08 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <HAL_UART_Receive_IT+0x26>
 8004ee8:	88fb      	ldrh	r3, [r7, #6]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e00b      	b.n	8004f0a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	461a      	mov	r2, r3
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 fb10 	bl	8005524 <UART_Start_Receive_IT>
 8004f04:	4603      	mov	r3, r0
 8004f06:	e000      	b.n	8004f0a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004f08:	2302      	movs	r3, #2
  }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b0ba      	sub	sp, #232	@ 0xe8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10f      	bne.n	8004f7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f5e:	f003 0320 	and.w	r3, r3, #32
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <HAL_UART_IRQHandler+0x66>
 8004f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fbec 	bl	8005750 <UART_Receive_IT>
      return;
 8004f78:	e25b      	b.n	8005432 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f000 80de 	beq.w	8005140 <HAL_UART_IRQHandler+0x22c>
 8004f84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d106      	bne.n	8004f9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f94:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80d1 	beq.w	8005140 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00b      	beq.n	8004fc2 <HAL_UART_IRQHandler+0xae>
 8004faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d005      	beq.n	8004fc2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fba:	f043 0201 	orr.w	r2, r3, #1
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <HAL_UART_IRQHandler+0xd2>
 8004fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fde:	f043 0202 	orr.w	r2, r3, #2
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <HAL_UART_IRQHandler+0xf6>
 8004ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005002:	f043 0204 	orr.w	r2, r3, #4
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800500a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500e:	f003 0308 	and.w	r3, r3, #8
 8005012:	2b00      	cmp	r3, #0
 8005014:	d011      	beq.n	800503a <HAL_UART_IRQHandler+0x126>
 8005016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800501a:	f003 0320 	and.w	r3, r3, #32
 800501e:	2b00      	cmp	r3, #0
 8005020:	d105      	bne.n	800502e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005032:	f043 0208 	orr.w	r2, r3, #8
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503e:	2b00      	cmp	r3, #0
 8005040:	f000 81f2 	beq.w	8005428 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005048:	f003 0320 	and.w	r3, r3, #32
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <HAL_UART_IRQHandler+0x14e>
 8005050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005054:	f003 0320 	and.w	r3, r3, #32
 8005058:	2b00      	cmp	r3, #0
 800505a:	d002      	beq.n	8005062 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 fb77 	bl	8005750 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506c:	2b00      	cmp	r3, #0
 800506e:	bf14      	ite	ne
 8005070:	2301      	movne	r3, #1
 8005072:	2300      	moveq	r3, #0
 8005074:	b2db      	uxtb	r3, r3
 8005076:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d103      	bne.n	800508e <HAL_UART_IRQHandler+0x17a>
 8005086:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800508a:	2b00      	cmp	r3, #0
 800508c:	d04f      	beq.n	800512e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa81 	bl	8005596 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d041      	beq.n	8005126 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	3314      	adds	r3, #20
 80050a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3314      	adds	r3, #20
 80050ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050de:	e841 2300 	strex	r3, r2, [r1]
 80050e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80050e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1d9      	bne.n	80050a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d013      	beq.n	800511e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fa:	4a7e      	ldr	r2, [pc, #504]	@ (80052f4 <HAL_UART_IRQHandler+0x3e0>)
 80050fc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005102:	4618      	mov	r0, r3
 8005104:	f7fd fc44 	bl	8002990 <HAL_DMA_Abort_IT>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d016      	beq.n	800513c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005118:	4610      	mov	r0, r2
 800511a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800511c:	e00e      	b.n	800513c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f993 	bl	800544a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005124:	e00a      	b.n	800513c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f98f 	bl	800544a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800512c:	e006      	b.n	800513c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f98b 	bl	800544a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800513a:	e175      	b.n	8005428 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800513c:	bf00      	nop
    return;
 800513e:	e173      	b.n	8005428 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	2b01      	cmp	r3, #1
 8005146:	f040 814f 	bne.w	80053e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800514a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514e:	f003 0310 	and.w	r3, r3, #16
 8005152:	2b00      	cmp	r3, #0
 8005154:	f000 8148 	beq.w	80053e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800515c:	f003 0310 	and.w	r3, r3, #16
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 8141 	beq.w	80053e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005166:	2300      	movs	r3, #0
 8005168:	60bb      	str	r3, [r7, #8]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	60bb      	str	r3, [r7, #8]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 80b6 	beq.w	80052f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005198:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 8145 	beq.w	800542c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051aa:	429a      	cmp	r2, r3
 80051ac:	f080 813e 	bcs.w	800542c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	2b20      	cmp	r3, #32
 80051c0:	f000 8088 	beq.w	80052d4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	330c      	adds	r3, #12
 80051ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051d2:	e853 3f00 	ldrex	r3, [r3]
 80051d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	330c      	adds	r3, #12
 80051ec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80051f0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80051fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005200:	e841 2300 	strex	r3, r2, [r1]
 8005204:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005208:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1d9      	bne.n	80051c4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3314      	adds	r3, #20
 8005216:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005218:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800521a:	e853 3f00 	ldrex	r3, [r3]
 800521e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005220:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005222:	f023 0301 	bic.w	r3, r3, #1
 8005226:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3314      	adds	r3, #20
 8005230:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005234:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005238:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800523c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005240:	e841 2300 	strex	r3, r2, [r1]
 8005244:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005246:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1e1      	bne.n	8005210 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3314      	adds	r3, #20
 8005252:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005254:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005256:	e853 3f00 	ldrex	r3, [r3]
 800525a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800525c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800525e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005262:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3314      	adds	r3, #20
 800526c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005270:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005272:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005276:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005278:	e841 2300 	strex	r3, r2, [r1]
 800527c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800527e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1e3      	bne.n	800524c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	330c      	adds	r3, #12
 8005298:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800529c:	e853 3f00 	ldrex	r3, [r3]
 80052a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052a4:	f023 0310 	bic.w	r3, r3, #16
 80052a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	330c      	adds	r3, #12
 80052b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052b6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052b8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052be:	e841 2300 	strex	r3, r2, [r1]
 80052c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1e3      	bne.n	8005292 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fd fb23 	bl	800291a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	4619      	mov	r1, r3
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f8b6 	bl	800545c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052f0:	e09c      	b.n	800542c <HAL_UART_IRQHandler+0x518>
 80052f2:	bf00      	nop
 80052f4:	0800565b 	.word	0x0800565b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005300:	b29b      	uxth	r3, r3
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 808e 	beq.w	8005430 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005314:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 8089 	beq.w	8005430 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	330c      	adds	r3, #12
 8005324:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	e853 3f00 	ldrex	r3, [r3]
 800532c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800532e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005330:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005334:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	330c      	adds	r3, #12
 800533e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005342:	647a      	str	r2, [r7, #68]	@ 0x44
 8005344:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005346:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005348:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800534a:	e841 2300 	strex	r3, r2, [r1]
 800534e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1e3      	bne.n	800531e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	3314      	adds	r3, #20
 800535c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005360:	e853 3f00 	ldrex	r3, [r3]
 8005364:	623b      	str	r3, [r7, #32]
   return(result);
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	f023 0301 	bic.w	r3, r3, #1
 800536c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	3314      	adds	r3, #20
 8005376:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800537a:	633a      	str	r2, [r7, #48]	@ 0x30
 800537c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e3      	bne.n	8005356 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	330c      	adds	r3, #12
 80053a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	e853 3f00 	ldrex	r3, [r3]
 80053aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f023 0310 	bic.w	r3, r3, #16
 80053b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053c0:	61fa      	str	r2, [r7, #28]
 80053c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c4:	69b9      	ldr	r1, [r7, #24]
 80053c6:	69fa      	ldr	r2, [r7, #28]
 80053c8:	e841 2300 	strex	r3, r2, [r1]
 80053cc:	617b      	str	r3, [r7, #20]
   return(result);
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1e3      	bne.n	800539c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053de:	4619      	mov	r1, r3
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f83b 	bl	800545c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053e6:	e023      	b.n	8005430 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d009      	beq.n	8005408 <HAL_UART_IRQHandler+0x4f4>
 80053f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f93e 	bl	8005682 <UART_Transmit_IT>
    return;
 8005406:	e014      	b.n	8005432 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00e      	beq.n	8005432 <HAL_UART_IRQHandler+0x51e>
 8005414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541c:	2b00      	cmp	r3, #0
 800541e:	d008      	beq.n	8005432 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f97d 	bl	8005720 <UART_EndTransmit_IT>
    return;
 8005426:	e004      	b.n	8005432 <HAL_UART_IRQHandler+0x51e>
    return;
 8005428:	bf00      	nop
 800542a:	e002      	b.n	8005432 <HAL_UART_IRQHandler+0x51e>
      return;
 800542c:	bf00      	nop
 800542e:	e000      	b.n	8005432 <HAL_UART_IRQHandler+0x51e>
      return;
 8005430:	bf00      	nop
  }
}
 8005432:	37e8      	adds	r7, #232	@ 0xe8
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	bc80      	pop	{r7}
 8005448:	4770      	bx	lr

0800544a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr

0800545c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	460b      	mov	r3, r1
 8005466:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	bc80      	pop	{r7}
 8005470:	4770      	bx	lr

08005472 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b086      	sub	sp, #24
 8005476:	af00      	add	r7, sp, #0
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	603b      	str	r3, [r7, #0]
 800547e:	4613      	mov	r3, r2
 8005480:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005482:	e03b      	b.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548a:	d037      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548c:	f7fc fcb2 	bl	8001df4 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	6a3a      	ldr	r2, [r7, #32]
 8005498:	429a      	cmp	r2, r3
 800549a:	d302      	bcc.n	80054a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800549c:	6a3b      	ldr	r3, [r7, #32]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e03a      	b.n	800551c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f003 0304 	and.w	r3, r3, #4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d023      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b80      	cmp	r3, #128	@ 0x80
 80054b8:	d020      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b40      	cmp	r3, #64	@ 0x40
 80054be:	d01d      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	2b08      	cmp	r3, #8
 80054cc:	d116      	bne.n	80054fc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	617b      	str	r3, [r7, #20]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	617b      	str	r3, [r7, #20]
 80054e2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 f856 	bl	8005596 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2208      	movs	r2, #8
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e00f      	b.n	800551c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	4013      	ands	r3, r2
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	429a      	cmp	r2, r3
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	461a      	mov	r2, r3
 8005514:	79fb      	ldrb	r3, [r7, #7]
 8005516:	429a      	cmp	r2, r3
 8005518:	d0b4      	beq.n	8005484 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	4613      	mov	r3, r2
 8005530:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	88fa      	ldrh	r2, [r7, #6]
 800553c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	88fa      	ldrh	r2, [r7, #6]
 8005542:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2222      	movs	r2, #34	@ 0x22
 800554e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005568:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695a      	ldr	r2, [r3, #20]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f042 0201 	orr.w	r2, r2, #1
 8005578:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f042 0220 	orr.w	r2, r2, #32
 8005588:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	bc80      	pop	{r7}
 8005594:	4770      	bx	lr

08005596 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005596:	b480      	push	{r7}
 8005598:	b095      	sub	sp, #84	@ 0x54
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	330c      	adds	r3, #12
 80055a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a8:	e853 3f00 	ldrex	r3, [r3]
 80055ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	330c      	adds	r3, #12
 80055bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055be:	643a      	str	r2, [r7, #64]	@ 0x40
 80055c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055c6:	e841 2300 	strex	r3, r2, [r1]
 80055ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1e5      	bne.n	800559e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3314      	adds	r3, #20
 80055d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	e853 3f00 	ldrex	r3, [r3]
 80055e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	f023 0301 	bic.w	r3, r3, #1
 80055e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3314      	adds	r3, #20
 80055f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1e5      	bne.n	80055d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560a:	2b01      	cmp	r3, #1
 800560c:	d119      	bne.n	8005642 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	330c      	adds	r3, #12
 8005614:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	60bb      	str	r3, [r7, #8]
   return(result);
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	f023 0310 	bic.w	r3, r3, #16
 8005624:	647b      	str	r3, [r7, #68]	@ 0x44
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	330c      	adds	r3, #12
 800562c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800562e:	61ba      	str	r2, [r7, #24]
 8005630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	6979      	ldr	r1, [r7, #20]
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	613b      	str	r3, [r7, #16]
   return(result);
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e5      	bne.n	800560e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2220      	movs	r2, #32
 8005646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005650:	bf00      	nop
 8005652:	3754      	adds	r7, #84	@ 0x54
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr

0800565a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005666:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f7ff fee8 	bl	800544a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800567a:	bf00      	nop
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005682:	b480      	push	{r7}
 8005684:	b085      	sub	sp, #20
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b21      	cmp	r3, #33	@ 0x21
 8005694:	d13e      	bne.n	8005714 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800569e:	d114      	bne.n	80056ca <UART_Transmit_IT+0x48>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d110      	bne.n	80056ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	1c9a      	adds	r2, r3, #2
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	621a      	str	r2, [r3, #32]
 80056c8:	e008      	b.n	80056dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	1c59      	adds	r1, r3, #1
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6211      	str	r1, [r2, #32]
 80056d4:	781a      	ldrb	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	4619      	mov	r1, r3
 80056ea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10f      	bne.n	8005710 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68da      	ldr	r2, [r3, #12]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68da      	ldr	r2, [r3, #12]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800570e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	e000      	b.n	8005716 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005714:	2302      	movs	r3, #2
  }
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005736:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff fe79 	bl	8005438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b08c      	sub	sp, #48	@ 0x30
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b22      	cmp	r3, #34	@ 0x22
 8005762:	f040 80ae 	bne.w	80058c2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800576e:	d117      	bne.n	80057a0 <UART_Receive_IT+0x50>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d113      	bne.n	80057a0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005778:	2300      	movs	r3, #0
 800577a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005780:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	b29b      	uxth	r3, r3
 800578a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800578e:	b29a      	uxth	r2, r3
 8005790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005792:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	1c9a      	adds	r2, r3, #2
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	629a      	str	r2, [r3, #40]	@ 0x28
 800579e:	e026      	b.n	80057ee <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057b2:	d007      	beq.n	80057c4 <UART_Receive_IT+0x74>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10a      	bne.n	80057d2 <UART_Receive_IT+0x82>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d106      	bne.n	80057d2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	b2da      	uxtb	r2, r3
 80057cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	e008      	b.n	80057e4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	4619      	mov	r1, r3
 80057fc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d15d      	bne.n	80058be <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68da      	ldr	r2, [r3, #12]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0220 	bic.w	r2, r2, #32
 8005810:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68da      	ldr	r2, [r3, #12]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005820:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695a      	ldr	r2, [r3, #20]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0201 	bic.w	r2, r2, #1
 8005830:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005844:	2b01      	cmp	r3, #1
 8005846:	d135      	bne.n	80058b4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	613b      	str	r3, [r7, #16]
   return(result);
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f023 0310 	bic.w	r3, r3, #16
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800586e:	623a      	str	r2, [r7, #32]
 8005870:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	69f9      	ldr	r1, [r7, #28]
 8005874:	6a3a      	ldr	r2, [r7, #32]
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	61bb      	str	r3, [r7, #24]
   return(result);
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e5      	bne.n	800584e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0310 	and.w	r3, r3, #16
 800588c:	2b10      	cmp	r3, #16
 800588e:	d10a      	bne.n	80058a6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005890:	2300      	movs	r3, #0
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058aa:	4619      	mov	r1, r3
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff fdd5 	bl	800545c <HAL_UARTEx_RxEventCallback>
 80058b2:	e002      	b.n	80058ba <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7fb f9b5 	bl	8000c24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	e002      	b.n	80058c4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80058be:	2300      	movs	r3, #0
 80058c0:	e000      	b.n	80058c4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80058c2:	2302      	movs	r3, #2
  }
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3730      	adds	r7, #48	@ 0x30
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689a      	ldr	r2, [r3, #8]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	431a      	orrs	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005906:	f023 030c 	bic.w	r3, r3, #12
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	6812      	ldr	r2, [r2, #0]
 800590e:	68b9      	ldr	r1, [r7, #8]
 8005910:	430b      	orrs	r3, r1
 8005912:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a2c      	ldr	r2, [pc, #176]	@ (80059e0 <UART_SetConfig+0x114>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d103      	bne.n	800593c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005934:	f7fe faba 	bl	8003eac <HAL_RCC_GetPCLK2Freq>
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	e002      	b.n	8005942 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800593c:	f7fe faa2 	bl	8003e84 <HAL_RCC_GetPCLK1Freq>
 8005940:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	009a      	lsls	r2, r3, #2
 800594c:	441a      	add	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	fbb2 f3f3 	udiv	r3, r2, r3
 8005958:	4a22      	ldr	r2, [pc, #136]	@ (80059e4 <UART_SetConfig+0x118>)
 800595a:	fba2 2303 	umull	r2, r3, r2, r3
 800595e:	095b      	lsrs	r3, r3, #5
 8005960:	0119      	lsls	r1, r3, #4
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009a      	lsls	r2, r3, #2
 800596c:	441a      	add	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	fbb2 f2f3 	udiv	r2, r2, r3
 8005978:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <UART_SetConfig+0x118>)
 800597a:	fba3 0302 	umull	r0, r3, r3, r2
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	2064      	movs	r0, #100	@ 0x64
 8005982:	fb00 f303 	mul.w	r3, r0, r3
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	3332      	adds	r3, #50	@ 0x32
 800598c:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <UART_SetConfig+0x118>)
 800598e:	fba2 2303 	umull	r2, r3, r2, r3
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005998:	4419      	add	r1, r3
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	009a      	lsls	r2, r3, #2
 80059a4:	441a      	add	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80059b0:	4b0c      	ldr	r3, [pc, #48]	@ (80059e4 <UART_SetConfig+0x118>)
 80059b2:	fba3 0302 	umull	r0, r3, r3, r2
 80059b6:	095b      	lsrs	r3, r3, #5
 80059b8:	2064      	movs	r0, #100	@ 0x64
 80059ba:	fb00 f303 	mul.w	r3, r0, r3
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	011b      	lsls	r3, r3, #4
 80059c2:	3332      	adds	r3, #50	@ 0x32
 80059c4:	4a07      	ldr	r2, [pc, #28]	@ (80059e4 <UART_SetConfig+0x118>)
 80059c6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ca:	095b      	lsrs	r3, r3, #5
 80059cc:	f003 020f 	and.w	r2, r3, #15
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	440a      	add	r2, r1
 80059d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059d8:	bf00      	nop
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40013800 	.word	0x40013800
 80059e4:	51eb851f 	.word	0x51eb851f

080059e8 <atoi>:
 80059e8:	220a      	movs	r2, #10
 80059ea:	2100      	movs	r1, #0
 80059ec:	f000 b87a 	b.w	8005ae4 <strtol>

080059f0 <_strtol_l.isra.0>:
 80059f0:	2b24      	cmp	r3, #36	@ 0x24
 80059f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f6:	4686      	mov	lr, r0
 80059f8:	4690      	mov	r8, r2
 80059fa:	d801      	bhi.n	8005a00 <_strtol_l.isra.0+0x10>
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d106      	bne.n	8005a0e <_strtol_l.isra.0+0x1e>
 8005a00:	f000 f8ec 	bl	8005bdc <__errno>
 8005a04:	2316      	movs	r3, #22
 8005a06:	6003      	str	r3, [r0, #0]
 8005a08:	2000      	movs	r0, #0
 8005a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a0e:	460d      	mov	r5, r1
 8005a10:	4833      	ldr	r0, [pc, #204]	@ (8005ae0 <_strtol_l.isra.0+0xf0>)
 8005a12:	462a      	mov	r2, r5
 8005a14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a18:	5d06      	ldrb	r6, [r0, r4]
 8005a1a:	f016 0608 	ands.w	r6, r6, #8
 8005a1e:	d1f8      	bne.n	8005a12 <_strtol_l.isra.0+0x22>
 8005a20:	2c2d      	cmp	r4, #45	@ 0x2d
 8005a22:	d110      	bne.n	8005a46 <_strtol_l.isra.0+0x56>
 8005a24:	2601      	movs	r6, #1
 8005a26:	782c      	ldrb	r4, [r5, #0]
 8005a28:	1c95      	adds	r5, r2, #2
 8005a2a:	f033 0210 	bics.w	r2, r3, #16
 8005a2e:	d115      	bne.n	8005a5c <_strtol_l.isra.0+0x6c>
 8005a30:	2c30      	cmp	r4, #48	@ 0x30
 8005a32:	d10d      	bne.n	8005a50 <_strtol_l.isra.0+0x60>
 8005a34:	782a      	ldrb	r2, [r5, #0]
 8005a36:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005a3a:	2a58      	cmp	r2, #88	@ 0x58
 8005a3c:	d108      	bne.n	8005a50 <_strtol_l.isra.0+0x60>
 8005a3e:	786c      	ldrb	r4, [r5, #1]
 8005a40:	3502      	adds	r5, #2
 8005a42:	2310      	movs	r3, #16
 8005a44:	e00a      	b.n	8005a5c <_strtol_l.isra.0+0x6c>
 8005a46:	2c2b      	cmp	r4, #43	@ 0x2b
 8005a48:	bf04      	itt	eq
 8005a4a:	782c      	ldrbeq	r4, [r5, #0]
 8005a4c:	1c95      	addeq	r5, r2, #2
 8005a4e:	e7ec      	b.n	8005a2a <_strtol_l.isra.0+0x3a>
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1f6      	bne.n	8005a42 <_strtol_l.isra.0+0x52>
 8005a54:	2c30      	cmp	r4, #48	@ 0x30
 8005a56:	bf14      	ite	ne
 8005a58:	230a      	movne	r3, #10
 8005a5a:	2308      	moveq	r3, #8
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005a62:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005a66:	fbbc f9f3 	udiv	r9, ip, r3
 8005a6a:	4610      	mov	r0, r2
 8005a6c:	fb03 ca19 	mls	sl, r3, r9, ip
 8005a70:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005a74:	2f09      	cmp	r7, #9
 8005a76:	d80f      	bhi.n	8005a98 <_strtol_l.isra.0+0xa8>
 8005a78:	463c      	mov	r4, r7
 8005a7a:	42a3      	cmp	r3, r4
 8005a7c:	dd1b      	ble.n	8005ab6 <_strtol_l.isra.0+0xc6>
 8005a7e:	1c57      	adds	r7, r2, #1
 8005a80:	d007      	beq.n	8005a92 <_strtol_l.isra.0+0xa2>
 8005a82:	4581      	cmp	r9, r0
 8005a84:	d314      	bcc.n	8005ab0 <_strtol_l.isra.0+0xc0>
 8005a86:	d101      	bne.n	8005a8c <_strtol_l.isra.0+0x9c>
 8005a88:	45a2      	cmp	sl, r4
 8005a8a:	db11      	blt.n	8005ab0 <_strtol_l.isra.0+0xc0>
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	fb00 4003 	mla	r0, r0, r3, r4
 8005a92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a96:	e7eb      	b.n	8005a70 <_strtol_l.isra.0+0x80>
 8005a98:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005a9c:	2f19      	cmp	r7, #25
 8005a9e:	d801      	bhi.n	8005aa4 <_strtol_l.isra.0+0xb4>
 8005aa0:	3c37      	subs	r4, #55	@ 0x37
 8005aa2:	e7ea      	b.n	8005a7a <_strtol_l.isra.0+0x8a>
 8005aa4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005aa8:	2f19      	cmp	r7, #25
 8005aaa:	d804      	bhi.n	8005ab6 <_strtol_l.isra.0+0xc6>
 8005aac:	3c57      	subs	r4, #87	@ 0x57
 8005aae:	e7e4      	b.n	8005a7a <_strtol_l.isra.0+0x8a>
 8005ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ab4:	e7ed      	b.n	8005a92 <_strtol_l.isra.0+0xa2>
 8005ab6:	1c53      	adds	r3, r2, #1
 8005ab8:	d108      	bne.n	8005acc <_strtol_l.isra.0+0xdc>
 8005aba:	2322      	movs	r3, #34	@ 0x22
 8005abc:	4660      	mov	r0, ip
 8005abe:	f8ce 3000 	str.w	r3, [lr]
 8005ac2:	f1b8 0f00 	cmp.w	r8, #0
 8005ac6:	d0a0      	beq.n	8005a0a <_strtol_l.isra.0+0x1a>
 8005ac8:	1e69      	subs	r1, r5, #1
 8005aca:	e006      	b.n	8005ada <_strtol_l.isra.0+0xea>
 8005acc:	b106      	cbz	r6, 8005ad0 <_strtol_l.isra.0+0xe0>
 8005ace:	4240      	negs	r0, r0
 8005ad0:	f1b8 0f00 	cmp.w	r8, #0
 8005ad4:	d099      	beq.n	8005a0a <_strtol_l.isra.0+0x1a>
 8005ad6:	2a00      	cmp	r2, #0
 8005ad8:	d1f6      	bne.n	8005ac8 <_strtol_l.isra.0+0xd8>
 8005ada:	f8c8 1000 	str.w	r1, [r8]
 8005ade:	e794      	b.n	8005a0a <_strtol_l.isra.0+0x1a>
 8005ae0:	08006e6b 	.word	0x08006e6b

08005ae4 <strtol>:
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	460a      	mov	r2, r1
 8005ae8:	4601      	mov	r1, r0
 8005aea:	4802      	ldr	r0, [pc, #8]	@ (8005af4 <strtol+0x10>)
 8005aec:	6800      	ldr	r0, [r0, #0]
 8005aee:	f7ff bf7f 	b.w	80059f0 <_strtol_l.isra.0>
 8005af2:	bf00      	nop
 8005af4:	20000010 	.word	0x20000010

08005af8 <sniprintf>:
 8005af8:	b40c      	push	{r2, r3}
 8005afa:	b530      	push	{r4, r5, lr}
 8005afc:	4b18      	ldr	r3, [pc, #96]	@ (8005b60 <sniprintf+0x68>)
 8005afe:	1e0c      	subs	r4, r1, #0
 8005b00:	681d      	ldr	r5, [r3, #0]
 8005b02:	b09d      	sub	sp, #116	@ 0x74
 8005b04:	da08      	bge.n	8005b18 <sniprintf+0x20>
 8005b06:	238b      	movs	r3, #139	@ 0x8b
 8005b08:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0c:	602b      	str	r3, [r5, #0]
 8005b0e:	b01d      	add	sp, #116	@ 0x74
 8005b10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b14:	b002      	add	sp, #8
 8005b16:	4770      	bx	lr
 8005b18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005b1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005b26:	bf0c      	ite	eq
 8005b28:	4623      	moveq	r3, r4
 8005b2a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005b2e:	9304      	str	r3, [sp, #16]
 8005b30:	9307      	str	r3, [sp, #28]
 8005b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b36:	9002      	str	r0, [sp, #8]
 8005b38:	9006      	str	r0, [sp, #24]
 8005b3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005b3e:	4628      	mov	r0, r5
 8005b40:	ab21      	add	r3, sp, #132	@ 0x84
 8005b42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005b44:	a902      	add	r1, sp, #8
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	f000 f9d4 	bl	8005ef4 <_svfiprintf_r>
 8005b4c:	1c43      	adds	r3, r0, #1
 8005b4e:	bfbc      	itt	lt
 8005b50:	238b      	movlt	r3, #139	@ 0x8b
 8005b52:	602b      	strlt	r3, [r5, #0]
 8005b54:	2c00      	cmp	r4, #0
 8005b56:	d0da      	beq.n	8005b0e <sniprintf+0x16>
 8005b58:	2200      	movs	r2, #0
 8005b5a:	9b02      	ldr	r3, [sp, #8]
 8005b5c:	701a      	strb	r2, [r3, #0]
 8005b5e:	e7d6      	b.n	8005b0e <sniprintf+0x16>
 8005b60:	20000010 	.word	0x20000010

08005b64 <siprintf>:
 8005b64:	b40e      	push	{r1, r2, r3}
 8005b66:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b6a:	b510      	push	{r4, lr}
 8005b6c:	2400      	movs	r4, #0
 8005b6e:	b09d      	sub	sp, #116	@ 0x74
 8005b70:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b72:	9002      	str	r0, [sp, #8]
 8005b74:	9006      	str	r0, [sp, #24]
 8005b76:	9107      	str	r1, [sp, #28]
 8005b78:	9104      	str	r1, [sp, #16]
 8005b7a:	4809      	ldr	r0, [pc, #36]	@ (8005ba0 <siprintf+0x3c>)
 8005b7c:	4909      	ldr	r1, [pc, #36]	@ (8005ba4 <siprintf+0x40>)
 8005b7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b82:	9105      	str	r1, [sp, #20]
 8005b84:	6800      	ldr	r0, [r0, #0]
 8005b86:	a902      	add	r1, sp, #8
 8005b88:	9301      	str	r3, [sp, #4]
 8005b8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b8c:	f000 f9b2 	bl	8005ef4 <_svfiprintf_r>
 8005b90:	9b02      	ldr	r3, [sp, #8]
 8005b92:	701c      	strb	r4, [r3, #0]
 8005b94:	b01d      	add	sp, #116	@ 0x74
 8005b96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b9a:	b003      	add	sp, #12
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	20000010 	.word	0x20000010
 8005ba4:	ffff0208 	.word	0xffff0208

08005ba8 <memset>:
 8005ba8:	4603      	mov	r3, r0
 8005baa:	4402      	add	r2, r0
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d100      	bne.n	8005bb2 <memset+0xa>
 8005bb0:	4770      	bx	lr
 8005bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8005bb6:	e7f9      	b.n	8005bac <memset+0x4>

08005bb8 <strncmp>:
 8005bb8:	b510      	push	{r4, lr}
 8005bba:	b16a      	cbz	r2, 8005bd8 <strncmp+0x20>
 8005bbc:	3901      	subs	r1, #1
 8005bbe:	1884      	adds	r4, r0, r2
 8005bc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bc4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d103      	bne.n	8005bd4 <strncmp+0x1c>
 8005bcc:	42a0      	cmp	r0, r4
 8005bce:	d001      	beq.n	8005bd4 <strncmp+0x1c>
 8005bd0:	2a00      	cmp	r2, #0
 8005bd2:	d1f5      	bne.n	8005bc0 <strncmp+0x8>
 8005bd4:	1ad0      	subs	r0, r2, r3
 8005bd6:	bd10      	pop	{r4, pc}
 8005bd8:	4610      	mov	r0, r2
 8005bda:	e7fc      	b.n	8005bd6 <strncmp+0x1e>

08005bdc <__errno>:
 8005bdc:	4b01      	ldr	r3, [pc, #4]	@ (8005be4 <__errno+0x8>)
 8005bde:	6818      	ldr	r0, [r3, #0]
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	20000010 	.word	0x20000010

08005be8 <__libc_init_array>:
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	2600      	movs	r6, #0
 8005bec:	4d0c      	ldr	r5, [pc, #48]	@ (8005c20 <__libc_init_array+0x38>)
 8005bee:	4c0d      	ldr	r4, [pc, #52]	@ (8005c24 <__libc_init_array+0x3c>)
 8005bf0:	1b64      	subs	r4, r4, r5
 8005bf2:	10a4      	asrs	r4, r4, #2
 8005bf4:	42a6      	cmp	r6, r4
 8005bf6:	d109      	bne.n	8005c0c <__libc_init_array+0x24>
 8005bf8:	f000 fc76 	bl	80064e8 <_init>
 8005bfc:	2600      	movs	r6, #0
 8005bfe:	4d0a      	ldr	r5, [pc, #40]	@ (8005c28 <__libc_init_array+0x40>)
 8005c00:	4c0a      	ldr	r4, [pc, #40]	@ (8005c2c <__libc_init_array+0x44>)
 8005c02:	1b64      	subs	r4, r4, r5
 8005c04:	10a4      	asrs	r4, r4, #2
 8005c06:	42a6      	cmp	r6, r4
 8005c08:	d105      	bne.n	8005c16 <__libc_init_array+0x2e>
 8005c0a:	bd70      	pop	{r4, r5, r6, pc}
 8005c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c10:	4798      	blx	r3
 8005c12:	3601      	adds	r6, #1
 8005c14:	e7ee      	b.n	8005bf4 <__libc_init_array+0xc>
 8005c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1a:	4798      	blx	r3
 8005c1c:	3601      	adds	r6, #1
 8005c1e:	e7f2      	b.n	8005c06 <__libc_init_array+0x1e>
 8005c20:	08006fa8 	.word	0x08006fa8
 8005c24:	08006fa8 	.word	0x08006fa8
 8005c28:	08006fa8 	.word	0x08006fa8
 8005c2c:	08006fac 	.word	0x08006fac

08005c30 <__retarget_lock_acquire_recursive>:
 8005c30:	4770      	bx	lr

08005c32 <__retarget_lock_release_recursive>:
 8005c32:	4770      	bx	lr

08005c34 <memcpy>:
 8005c34:	440a      	add	r2, r1
 8005c36:	4291      	cmp	r1, r2
 8005c38:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c3c:	d100      	bne.n	8005c40 <memcpy+0xc>
 8005c3e:	4770      	bx	lr
 8005c40:	b510      	push	{r4, lr}
 8005c42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c46:	4291      	cmp	r1, r2
 8005c48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c4c:	d1f9      	bne.n	8005c42 <memcpy+0xe>
 8005c4e:	bd10      	pop	{r4, pc}

08005c50 <_free_r>:
 8005c50:	b538      	push	{r3, r4, r5, lr}
 8005c52:	4605      	mov	r5, r0
 8005c54:	2900      	cmp	r1, #0
 8005c56:	d040      	beq.n	8005cda <_free_r+0x8a>
 8005c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c5c:	1f0c      	subs	r4, r1, #4
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	bfb8      	it	lt
 8005c62:	18e4      	addlt	r4, r4, r3
 8005c64:	f000 f8de 	bl	8005e24 <__malloc_lock>
 8005c68:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <_free_r+0x8c>)
 8005c6a:	6813      	ldr	r3, [r2, #0]
 8005c6c:	b933      	cbnz	r3, 8005c7c <_free_r+0x2c>
 8005c6e:	6063      	str	r3, [r4, #4]
 8005c70:	6014      	str	r4, [r2, #0]
 8005c72:	4628      	mov	r0, r5
 8005c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c78:	f000 b8da 	b.w	8005e30 <__malloc_unlock>
 8005c7c:	42a3      	cmp	r3, r4
 8005c7e:	d908      	bls.n	8005c92 <_free_r+0x42>
 8005c80:	6820      	ldr	r0, [r4, #0]
 8005c82:	1821      	adds	r1, r4, r0
 8005c84:	428b      	cmp	r3, r1
 8005c86:	bf01      	itttt	eq
 8005c88:	6819      	ldreq	r1, [r3, #0]
 8005c8a:	685b      	ldreq	r3, [r3, #4]
 8005c8c:	1809      	addeq	r1, r1, r0
 8005c8e:	6021      	streq	r1, [r4, #0]
 8005c90:	e7ed      	b.n	8005c6e <_free_r+0x1e>
 8005c92:	461a      	mov	r2, r3
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	b10b      	cbz	r3, 8005c9c <_free_r+0x4c>
 8005c98:	42a3      	cmp	r3, r4
 8005c9a:	d9fa      	bls.n	8005c92 <_free_r+0x42>
 8005c9c:	6811      	ldr	r1, [r2, #0]
 8005c9e:	1850      	adds	r0, r2, r1
 8005ca0:	42a0      	cmp	r0, r4
 8005ca2:	d10b      	bne.n	8005cbc <_free_r+0x6c>
 8005ca4:	6820      	ldr	r0, [r4, #0]
 8005ca6:	4401      	add	r1, r0
 8005ca8:	1850      	adds	r0, r2, r1
 8005caa:	4283      	cmp	r3, r0
 8005cac:	6011      	str	r1, [r2, #0]
 8005cae:	d1e0      	bne.n	8005c72 <_free_r+0x22>
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4408      	add	r0, r1
 8005cb6:	6010      	str	r0, [r2, #0]
 8005cb8:	6053      	str	r3, [r2, #4]
 8005cba:	e7da      	b.n	8005c72 <_free_r+0x22>
 8005cbc:	d902      	bls.n	8005cc4 <_free_r+0x74>
 8005cbe:	230c      	movs	r3, #12
 8005cc0:	602b      	str	r3, [r5, #0]
 8005cc2:	e7d6      	b.n	8005c72 <_free_r+0x22>
 8005cc4:	6820      	ldr	r0, [r4, #0]
 8005cc6:	1821      	adds	r1, r4, r0
 8005cc8:	428b      	cmp	r3, r1
 8005cca:	bf01      	itttt	eq
 8005ccc:	6819      	ldreq	r1, [r3, #0]
 8005cce:	685b      	ldreq	r3, [r3, #4]
 8005cd0:	1809      	addeq	r1, r1, r0
 8005cd2:	6021      	streq	r1, [r4, #0]
 8005cd4:	6063      	str	r3, [r4, #4]
 8005cd6:	6054      	str	r4, [r2, #4]
 8005cd8:	e7cb      	b.n	8005c72 <_free_r+0x22>
 8005cda:	bd38      	pop	{r3, r4, r5, pc}
 8005cdc:	200008ac 	.word	0x200008ac

08005ce0 <sbrk_aligned>:
 8005ce0:	b570      	push	{r4, r5, r6, lr}
 8005ce2:	4e0f      	ldr	r6, [pc, #60]	@ (8005d20 <sbrk_aligned+0x40>)
 8005ce4:	460c      	mov	r4, r1
 8005ce6:	6831      	ldr	r1, [r6, #0]
 8005ce8:	4605      	mov	r5, r0
 8005cea:	b911      	cbnz	r1, 8005cf2 <sbrk_aligned+0x12>
 8005cec:	f000 fba8 	bl	8006440 <_sbrk_r>
 8005cf0:	6030      	str	r0, [r6, #0]
 8005cf2:	4621      	mov	r1, r4
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	f000 fba3 	bl	8006440 <_sbrk_r>
 8005cfa:	1c43      	adds	r3, r0, #1
 8005cfc:	d103      	bne.n	8005d06 <sbrk_aligned+0x26>
 8005cfe:	f04f 34ff 	mov.w	r4, #4294967295
 8005d02:	4620      	mov	r0, r4
 8005d04:	bd70      	pop	{r4, r5, r6, pc}
 8005d06:	1cc4      	adds	r4, r0, #3
 8005d08:	f024 0403 	bic.w	r4, r4, #3
 8005d0c:	42a0      	cmp	r0, r4
 8005d0e:	d0f8      	beq.n	8005d02 <sbrk_aligned+0x22>
 8005d10:	1a21      	subs	r1, r4, r0
 8005d12:	4628      	mov	r0, r5
 8005d14:	f000 fb94 	bl	8006440 <_sbrk_r>
 8005d18:	3001      	adds	r0, #1
 8005d1a:	d1f2      	bne.n	8005d02 <sbrk_aligned+0x22>
 8005d1c:	e7ef      	b.n	8005cfe <sbrk_aligned+0x1e>
 8005d1e:	bf00      	nop
 8005d20:	200008a8 	.word	0x200008a8

08005d24 <_malloc_r>:
 8005d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d28:	1ccd      	adds	r5, r1, #3
 8005d2a:	f025 0503 	bic.w	r5, r5, #3
 8005d2e:	3508      	adds	r5, #8
 8005d30:	2d0c      	cmp	r5, #12
 8005d32:	bf38      	it	cc
 8005d34:	250c      	movcc	r5, #12
 8005d36:	2d00      	cmp	r5, #0
 8005d38:	4606      	mov	r6, r0
 8005d3a:	db01      	blt.n	8005d40 <_malloc_r+0x1c>
 8005d3c:	42a9      	cmp	r1, r5
 8005d3e:	d904      	bls.n	8005d4a <_malloc_r+0x26>
 8005d40:	230c      	movs	r3, #12
 8005d42:	6033      	str	r3, [r6, #0]
 8005d44:	2000      	movs	r0, #0
 8005d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e20 <_malloc_r+0xfc>
 8005d4e:	f000 f869 	bl	8005e24 <__malloc_lock>
 8005d52:	f8d8 3000 	ldr.w	r3, [r8]
 8005d56:	461c      	mov	r4, r3
 8005d58:	bb44      	cbnz	r4, 8005dac <_malloc_r+0x88>
 8005d5a:	4629      	mov	r1, r5
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f7ff ffbf 	bl	8005ce0 <sbrk_aligned>
 8005d62:	1c43      	adds	r3, r0, #1
 8005d64:	4604      	mov	r4, r0
 8005d66:	d158      	bne.n	8005e1a <_malloc_r+0xf6>
 8005d68:	f8d8 4000 	ldr.w	r4, [r8]
 8005d6c:	4627      	mov	r7, r4
 8005d6e:	2f00      	cmp	r7, #0
 8005d70:	d143      	bne.n	8005dfa <_malloc_r+0xd6>
 8005d72:	2c00      	cmp	r4, #0
 8005d74:	d04b      	beq.n	8005e0e <_malloc_r+0xea>
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	4639      	mov	r1, r7
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	eb04 0903 	add.w	r9, r4, r3
 8005d80:	f000 fb5e 	bl	8006440 <_sbrk_r>
 8005d84:	4581      	cmp	r9, r0
 8005d86:	d142      	bne.n	8005e0e <_malloc_r+0xea>
 8005d88:	6821      	ldr	r1, [r4, #0]
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	1a6d      	subs	r5, r5, r1
 8005d8e:	4629      	mov	r1, r5
 8005d90:	f7ff ffa6 	bl	8005ce0 <sbrk_aligned>
 8005d94:	3001      	adds	r0, #1
 8005d96:	d03a      	beq.n	8005e0e <_malloc_r+0xea>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	442b      	add	r3, r5
 8005d9c:	6023      	str	r3, [r4, #0]
 8005d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	bb62      	cbnz	r2, 8005e00 <_malloc_r+0xdc>
 8005da6:	f8c8 7000 	str.w	r7, [r8]
 8005daa:	e00f      	b.n	8005dcc <_malloc_r+0xa8>
 8005dac:	6822      	ldr	r2, [r4, #0]
 8005dae:	1b52      	subs	r2, r2, r5
 8005db0:	d420      	bmi.n	8005df4 <_malloc_r+0xd0>
 8005db2:	2a0b      	cmp	r2, #11
 8005db4:	d917      	bls.n	8005de6 <_malloc_r+0xc2>
 8005db6:	1961      	adds	r1, r4, r5
 8005db8:	42a3      	cmp	r3, r4
 8005dba:	6025      	str	r5, [r4, #0]
 8005dbc:	bf18      	it	ne
 8005dbe:	6059      	strne	r1, [r3, #4]
 8005dc0:	6863      	ldr	r3, [r4, #4]
 8005dc2:	bf08      	it	eq
 8005dc4:	f8c8 1000 	streq.w	r1, [r8]
 8005dc8:	5162      	str	r2, [r4, r5]
 8005dca:	604b      	str	r3, [r1, #4]
 8005dcc:	4630      	mov	r0, r6
 8005dce:	f000 f82f 	bl	8005e30 <__malloc_unlock>
 8005dd2:	f104 000b 	add.w	r0, r4, #11
 8005dd6:	1d23      	adds	r3, r4, #4
 8005dd8:	f020 0007 	bic.w	r0, r0, #7
 8005ddc:	1ac2      	subs	r2, r0, r3
 8005dde:	bf1c      	itt	ne
 8005de0:	1a1b      	subne	r3, r3, r0
 8005de2:	50a3      	strne	r3, [r4, r2]
 8005de4:	e7af      	b.n	8005d46 <_malloc_r+0x22>
 8005de6:	6862      	ldr	r2, [r4, #4]
 8005de8:	42a3      	cmp	r3, r4
 8005dea:	bf0c      	ite	eq
 8005dec:	f8c8 2000 	streq.w	r2, [r8]
 8005df0:	605a      	strne	r2, [r3, #4]
 8005df2:	e7eb      	b.n	8005dcc <_malloc_r+0xa8>
 8005df4:	4623      	mov	r3, r4
 8005df6:	6864      	ldr	r4, [r4, #4]
 8005df8:	e7ae      	b.n	8005d58 <_malloc_r+0x34>
 8005dfa:	463c      	mov	r4, r7
 8005dfc:	687f      	ldr	r7, [r7, #4]
 8005dfe:	e7b6      	b.n	8005d6e <_malloc_r+0x4a>
 8005e00:	461a      	mov	r2, r3
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	42a3      	cmp	r3, r4
 8005e06:	d1fb      	bne.n	8005e00 <_malloc_r+0xdc>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	6053      	str	r3, [r2, #4]
 8005e0c:	e7de      	b.n	8005dcc <_malloc_r+0xa8>
 8005e0e:	230c      	movs	r3, #12
 8005e10:	4630      	mov	r0, r6
 8005e12:	6033      	str	r3, [r6, #0]
 8005e14:	f000 f80c 	bl	8005e30 <__malloc_unlock>
 8005e18:	e794      	b.n	8005d44 <_malloc_r+0x20>
 8005e1a:	6005      	str	r5, [r0, #0]
 8005e1c:	e7d6      	b.n	8005dcc <_malloc_r+0xa8>
 8005e1e:	bf00      	nop
 8005e20:	200008ac 	.word	0x200008ac

08005e24 <__malloc_lock>:
 8005e24:	4801      	ldr	r0, [pc, #4]	@ (8005e2c <__malloc_lock+0x8>)
 8005e26:	f7ff bf03 	b.w	8005c30 <__retarget_lock_acquire_recursive>
 8005e2a:	bf00      	nop
 8005e2c:	200008a4 	.word	0x200008a4

08005e30 <__malloc_unlock>:
 8005e30:	4801      	ldr	r0, [pc, #4]	@ (8005e38 <__malloc_unlock+0x8>)
 8005e32:	f7ff befe 	b.w	8005c32 <__retarget_lock_release_recursive>
 8005e36:	bf00      	nop
 8005e38:	200008a4 	.word	0x200008a4

08005e3c <__ssputs_r>:
 8005e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e40:	461f      	mov	r7, r3
 8005e42:	688e      	ldr	r6, [r1, #8]
 8005e44:	4682      	mov	sl, r0
 8005e46:	42be      	cmp	r6, r7
 8005e48:	460c      	mov	r4, r1
 8005e4a:	4690      	mov	r8, r2
 8005e4c:	680b      	ldr	r3, [r1, #0]
 8005e4e:	d82d      	bhi.n	8005eac <__ssputs_r+0x70>
 8005e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005e58:	d026      	beq.n	8005ea8 <__ssputs_r+0x6c>
 8005e5a:	6965      	ldr	r5, [r4, #20]
 8005e5c:	6909      	ldr	r1, [r1, #16]
 8005e5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e62:	eba3 0901 	sub.w	r9, r3, r1
 8005e66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e6a:	1c7b      	adds	r3, r7, #1
 8005e6c:	444b      	add	r3, r9
 8005e6e:	106d      	asrs	r5, r5, #1
 8005e70:	429d      	cmp	r5, r3
 8005e72:	bf38      	it	cc
 8005e74:	461d      	movcc	r5, r3
 8005e76:	0553      	lsls	r3, r2, #21
 8005e78:	d527      	bpl.n	8005eca <__ssputs_r+0x8e>
 8005e7a:	4629      	mov	r1, r5
 8005e7c:	f7ff ff52 	bl	8005d24 <_malloc_r>
 8005e80:	4606      	mov	r6, r0
 8005e82:	b360      	cbz	r0, 8005ede <__ssputs_r+0xa2>
 8005e84:	464a      	mov	r2, r9
 8005e86:	6921      	ldr	r1, [r4, #16]
 8005e88:	f7ff fed4 	bl	8005c34 <memcpy>
 8005e8c:	89a3      	ldrh	r3, [r4, #12]
 8005e8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e96:	81a3      	strh	r3, [r4, #12]
 8005e98:	6126      	str	r6, [r4, #16]
 8005e9a:	444e      	add	r6, r9
 8005e9c:	6026      	str	r6, [r4, #0]
 8005e9e:	463e      	mov	r6, r7
 8005ea0:	6165      	str	r5, [r4, #20]
 8005ea2:	eba5 0509 	sub.w	r5, r5, r9
 8005ea6:	60a5      	str	r5, [r4, #8]
 8005ea8:	42be      	cmp	r6, r7
 8005eaa:	d900      	bls.n	8005eae <__ssputs_r+0x72>
 8005eac:	463e      	mov	r6, r7
 8005eae:	4632      	mov	r2, r6
 8005eb0:	4641      	mov	r1, r8
 8005eb2:	6820      	ldr	r0, [r4, #0]
 8005eb4:	f000 faaa 	bl	800640c <memmove>
 8005eb8:	2000      	movs	r0, #0
 8005eba:	68a3      	ldr	r3, [r4, #8]
 8005ebc:	1b9b      	subs	r3, r3, r6
 8005ebe:	60a3      	str	r3, [r4, #8]
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	4433      	add	r3, r6
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eca:	462a      	mov	r2, r5
 8005ecc:	f000 fad6 	bl	800647c <_realloc_r>
 8005ed0:	4606      	mov	r6, r0
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	d1e0      	bne.n	8005e98 <__ssputs_r+0x5c>
 8005ed6:	4650      	mov	r0, sl
 8005ed8:	6921      	ldr	r1, [r4, #16]
 8005eda:	f7ff feb9 	bl	8005c50 <_free_r>
 8005ede:	230c      	movs	r3, #12
 8005ee0:	f8ca 3000 	str.w	r3, [sl]
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eee:	81a3      	strh	r3, [r4, #12]
 8005ef0:	e7e9      	b.n	8005ec6 <__ssputs_r+0x8a>
	...

08005ef4 <_svfiprintf_r>:
 8005ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef8:	4698      	mov	r8, r3
 8005efa:	898b      	ldrh	r3, [r1, #12]
 8005efc:	4607      	mov	r7, r0
 8005efe:	061b      	lsls	r3, r3, #24
 8005f00:	460d      	mov	r5, r1
 8005f02:	4614      	mov	r4, r2
 8005f04:	b09d      	sub	sp, #116	@ 0x74
 8005f06:	d510      	bpl.n	8005f2a <_svfiprintf_r+0x36>
 8005f08:	690b      	ldr	r3, [r1, #16]
 8005f0a:	b973      	cbnz	r3, 8005f2a <_svfiprintf_r+0x36>
 8005f0c:	2140      	movs	r1, #64	@ 0x40
 8005f0e:	f7ff ff09 	bl	8005d24 <_malloc_r>
 8005f12:	6028      	str	r0, [r5, #0]
 8005f14:	6128      	str	r0, [r5, #16]
 8005f16:	b930      	cbnz	r0, 8005f26 <_svfiprintf_r+0x32>
 8005f18:	230c      	movs	r3, #12
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f20:	b01d      	add	sp, #116	@ 0x74
 8005f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f26:	2340      	movs	r3, #64	@ 0x40
 8005f28:	616b      	str	r3, [r5, #20]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f2e:	2320      	movs	r3, #32
 8005f30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f34:	2330      	movs	r3, #48	@ 0x30
 8005f36:	f04f 0901 	mov.w	r9, #1
 8005f3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80060d8 <_svfiprintf_r+0x1e4>
 8005f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f46:	4623      	mov	r3, r4
 8005f48:	469a      	mov	sl, r3
 8005f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f4e:	b10a      	cbz	r2, 8005f54 <_svfiprintf_r+0x60>
 8005f50:	2a25      	cmp	r2, #37	@ 0x25
 8005f52:	d1f9      	bne.n	8005f48 <_svfiprintf_r+0x54>
 8005f54:	ebba 0b04 	subs.w	fp, sl, r4
 8005f58:	d00b      	beq.n	8005f72 <_svfiprintf_r+0x7e>
 8005f5a:	465b      	mov	r3, fp
 8005f5c:	4622      	mov	r2, r4
 8005f5e:	4629      	mov	r1, r5
 8005f60:	4638      	mov	r0, r7
 8005f62:	f7ff ff6b 	bl	8005e3c <__ssputs_r>
 8005f66:	3001      	adds	r0, #1
 8005f68:	f000 80a7 	beq.w	80060ba <_svfiprintf_r+0x1c6>
 8005f6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f6e:	445a      	add	r2, fp
 8005f70:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f72:	f89a 3000 	ldrb.w	r3, [sl]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 809f 	beq.w	80060ba <_svfiprintf_r+0x1c6>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f86:	f10a 0a01 	add.w	sl, sl, #1
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	9307      	str	r3, [sp, #28]
 8005f8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f92:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f94:	4654      	mov	r4, sl
 8005f96:	2205      	movs	r2, #5
 8005f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f9c:	484e      	ldr	r0, [pc, #312]	@ (80060d8 <_svfiprintf_r+0x1e4>)
 8005f9e:	f000 fa5f 	bl	8006460 <memchr>
 8005fa2:	9a04      	ldr	r2, [sp, #16]
 8005fa4:	b9d8      	cbnz	r0, 8005fde <_svfiprintf_r+0xea>
 8005fa6:	06d0      	lsls	r0, r2, #27
 8005fa8:	bf44      	itt	mi
 8005faa:	2320      	movmi	r3, #32
 8005fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fb0:	0711      	lsls	r1, r2, #28
 8005fb2:	bf44      	itt	mi
 8005fb4:	232b      	movmi	r3, #43	@ 0x2b
 8005fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fba:	f89a 3000 	ldrb.w	r3, [sl]
 8005fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fc0:	d015      	beq.n	8005fee <_svfiprintf_r+0xfa>
 8005fc2:	4654      	mov	r4, sl
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	f04f 0c0a 	mov.w	ip, #10
 8005fca:	9a07      	ldr	r2, [sp, #28]
 8005fcc:	4621      	mov	r1, r4
 8005fce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fd2:	3b30      	subs	r3, #48	@ 0x30
 8005fd4:	2b09      	cmp	r3, #9
 8005fd6:	d94b      	bls.n	8006070 <_svfiprintf_r+0x17c>
 8005fd8:	b1b0      	cbz	r0, 8006008 <_svfiprintf_r+0x114>
 8005fda:	9207      	str	r2, [sp, #28]
 8005fdc:	e014      	b.n	8006008 <_svfiprintf_r+0x114>
 8005fde:	eba0 0308 	sub.w	r3, r0, r8
 8005fe2:	fa09 f303 	lsl.w	r3, r9, r3
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	46a2      	mov	sl, r4
 8005fea:	9304      	str	r3, [sp, #16]
 8005fec:	e7d2      	b.n	8005f94 <_svfiprintf_r+0xa0>
 8005fee:	9b03      	ldr	r3, [sp, #12]
 8005ff0:	1d19      	adds	r1, r3, #4
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	9103      	str	r1, [sp, #12]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	bfbb      	ittet	lt
 8005ffa:	425b      	neglt	r3, r3
 8005ffc:	f042 0202 	orrlt.w	r2, r2, #2
 8006000:	9307      	strge	r3, [sp, #28]
 8006002:	9307      	strlt	r3, [sp, #28]
 8006004:	bfb8      	it	lt
 8006006:	9204      	strlt	r2, [sp, #16]
 8006008:	7823      	ldrb	r3, [r4, #0]
 800600a:	2b2e      	cmp	r3, #46	@ 0x2e
 800600c:	d10a      	bne.n	8006024 <_svfiprintf_r+0x130>
 800600e:	7863      	ldrb	r3, [r4, #1]
 8006010:	2b2a      	cmp	r3, #42	@ 0x2a
 8006012:	d132      	bne.n	800607a <_svfiprintf_r+0x186>
 8006014:	9b03      	ldr	r3, [sp, #12]
 8006016:	3402      	adds	r4, #2
 8006018:	1d1a      	adds	r2, r3, #4
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	9203      	str	r2, [sp, #12]
 800601e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006022:	9305      	str	r3, [sp, #20]
 8006024:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80060dc <_svfiprintf_r+0x1e8>
 8006028:	2203      	movs	r2, #3
 800602a:	4650      	mov	r0, sl
 800602c:	7821      	ldrb	r1, [r4, #0]
 800602e:	f000 fa17 	bl	8006460 <memchr>
 8006032:	b138      	cbz	r0, 8006044 <_svfiprintf_r+0x150>
 8006034:	2240      	movs	r2, #64	@ 0x40
 8006036:	9b04      	ldr	r3, [sp, #16]
 8006038:	eba0 000a 	sub.w	r0, r0, sl
 800603c:	4082      	lsls	r2, r0
 800603e:	4313      	orrs	r3, r2
 8006040:	3401      	adds	r4, #1
 8006042:	9304      	str	r3, [sp, #16]
 8006044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006048:	2206      	movs	r2, #6
 800604a:	4825      	ldr	r0, [pc, #148]	@ (80060e0 <_svfiprintf_r+0x1ec>)
 800604c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006050:	f000 fa06 	bl	8006460 <memchr>
 8006054:	2800      	cmp	r0, #0
 8006056:	d036      	beq.n	80060c6 <_svfiprintf_r+0x1d2>
 8006058:	4b22      	ldr	r3, [pc, #136]	@ (80060e4 <_svfiprintf_r+0x1f0>)
 800605a:	bb1b      	cbnz	r3, 80060a4 <_svfiprintf_r+0x1b0>
 800605c:	9b03      	ldr	r3, [sp, #12]
 800605e:	3307      	adds	r3, #7
 8006060:	f023 0307 	bic.w	r3, r3, #7
 8006064:	3308      	adds	r3, #8
 8006066:	9303      	str	r3, [sp, #12]
 8006068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800606a:	4433      	add	r3, r6
 800606c:	9309      	str	r3, [sp, #36]	@ 0x24
 800606e:	e76a      	b.n	8005f46 <_svfiprintf_r+0x52>
 8006070:	460c      	mov	r4, r1
 8006072:	2001      	movs	r0, #1
 8006074:	fb0c 3202 	mla	r2, ip, r2, r3
 8006078:	e7a8      	b.n	8005fcc <_svfiprintf_r+0xd8>
 800607a:	2300      	movs	r3, #0
 800607c:	f04f 0c0a 	mov.w	ip, #10
 8006080:	4619      	mov	r1, r3
 8006082:	3401      	adds	r4, #1
 8006084:	9305      	str	r3, [sp, #20]
 8006086:	4620      	mov	r0, r4
 8006088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800608c:	3a30      	subs	r2, #48	@ 0x30
 800608e:	2a09      	cmp	r2, #9
 8006090:	d903      	bls.n	800609a <_svfiprintf_r+0x1a6>
 8006092:	2b00      	cmp	r3, #0
 8006094:	d0c6      	beq.n	8006024 <_svfiprintf_r+0x130>
 8006096:	9105      	str	r1, [sp, #20]
 8006098:	e7c4      	b.n	8006024 <_svfiprintf_r+0x130>
 800609a:	4604      	mov	r4, r0
 800609c:	2301      	movs	r3, #1
 800609e:	fb0c 2101 	mla	r1, ip, r1, r2
 80060a2:	e7f0      	b.n	8006086 <_svfiprintf_r+0x192>
 80060a4:	ab03      	add	r3, sp, #12
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	462a      	mov	r2, r5
 80060aa:	4638      	mov	r0, r7
 80060ac:	4b0e      	ldr	r3, [pc, #56]	@ (80060e8 <_svfiprintf_r+0x1f4>)
 80060ae:	a904      	add	r1, sp, #16
 80060b0:	f3af 8000 	nop.w
 80060b4:	1c42      	adds	r2, r0, #1
 80060b6:	4606      	mov	r6, r0
 80060b8:	d1d6      	bne.n	8006068 <_svfiprintf_r+0x174>
 80060ba:	89ab      	ldrh	r3, [r5, #12]
 80060bc:	065b      	lsls	r3, r3, #25
 80060be:	f53f af2d 	bmi.w	8005f1c <_svfiprintf_r+0x28>
 80060c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060c4:	e72c      	b.n	8005f20 <_svfiprintf_r+0x2c>
 80060c6:	ab03      	add	r3, sp, #12
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	462a      	mov	r2, r5
 80060cc:	4638      	mov	r0, r7
 80060ce:	4b06      	ldr	r3, [pc, #24]	@ (80060e8 <_svfiprintf_r+0x1f4>)
 80060d0:	a904      	add	r1, sp, #16
 80060d2:	f000 f87d 	bl	80061d0 <_printf_i>
 80060d6:	e7ed      	b.n	80060b4 <_svfiprintf_r+0x1c0>
 80060d8:	08006f6b 	.word	0x08006f6b
 80060dc:	08006f71 	.word	0x08006f71
 80060e0:	08006f75 	.word	0x08006f75
 80060e4:	00000000 	.word	0x00000000
 80060e8:	08005e3d 	.word	0x08005e3d

080060ec <_printf_common>:
 80060ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060f0:	4616      	mov	r6, r2
 80060f2:	4698      	mov	r8, r3
 80060f4:	688a      	ldr	r2, [r1, #8]
 80060f6:	690b      	ldr	r3, [r1, #16]
 80060f8:	4607      	mov	r7, r0
 80060fa:	4293      	cmp	r3, r2
 80060fc:	bfb8      	it	lt
 80060fe:	4613      	movlt	r3, r2
 8006100:	6033      	str	r3, [r6, #0]
 8006102:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006106:	460c      	mov	r4, r1
 8006108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800610c:	b10a      	cbz	r2, 8006112 <_printf_common+0x26>
 800610e:	3301      	adds	r3, #1
 8006110:	6033      	str	r3, [r6, #0]
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	0699      	lsls	r1, r3, #26
 8006116:	bf42      	ittt	mi
 8006118:	6833      	ldrmi	r3, [r6, #0]
 800611a:	3302      	addmi	r3, #2
 800611c:	6033      	strmi	r3, [r6, #0]
 800611e:	6825      	ldr	r5, [r4, #0]
 8006120:	f015 0506 	ands.w	r5, r5, #6
 8006124:	d106      	bne.n	8006134 <_printf_common+0x48>
 8006126:	f104 0a19 	add.w	sl, r4, #25
 800612a:	68e3      	ldr	r3, [r4, #12]
 800612c:	6832      	ldr	r2, [r6, #0]
 800612e:	1a9b      	subs	r3, r3, r2
 8006130:	42ab      	cmp	r3, r5
 8006132:	dc2b      	bgt.n	800618c <_printf_common+0xa0>
 8006134:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006138:	6822      	ldr	r2, [r4, #0]
 800613a:	3b00      	subs	r3, #0
 800613c:	bf18      	it	ne
 800613e:	2301      	movne	r3, #1
 8006140:	0692      	lsls	r2, r2, #26
 8006142:	d430      	bmi.n	80061a6 <_printf_common+0xba>
 8006144:	4641      	mov	r1, r8
 8006146:	4638      	mov	r0, r7
 8006148:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800614c:	47c8      	blx	r9
 800614e:	3001      	adds	r0, #1
 8006150:	d023      	beq.n	800619a <_printf_common+0xae>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	6922      	ldr	r2, [r4, #16]
 8006156:	f003 0306 	and.w	r3, r3, #6
 800615a:	2b04      	cmp	r3, #4
 800615c:	bf14      	ite	ne
 800615e:	2500      	movne	r5, #0
 8006160:	6833      	ldreq	r3, [r6, #0]
 8006162:	f04f 0600 	mov.w	r6, #0
 8006166:	bf08      	it	eq
 8006168:	68e5      	ldreq	r5, [r4, #12]
 800616a:	f104 041a 	add.w	r4, r4, #26
 800616e:	bf08      	it	eq
 8006170:	1aed      	subeq	r5, r5, r3
 8006172:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006176:	bf08      	it	eq
 8006178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800617c:	4293      	cmp	r3, r2
 800617e:	bfc4      	itt	gt
 8006180:	1a9b      	subgt	r3, r3, r2
 8006182:	18ed      	addgt	r5, r5, r3
 8006184:	42b5      	cmp	r5, r6
 8006186:	d11a      	bne.n	80061be <_printf_common+0xd2>
 8006188:	2000      	movs	r0, #0
 800618a:	e008      	b.n	800619e <_printf_common+0xb2>
 800618c:	2301      	movs	r3, #1
 800618e:	4652      	mov	r2, sl
 8006190:	4641      	mov	r1, r8
 8006192:	4638      	mov	r0, r7
 8006194:	47c8      	blx	r9
 8006196:	3001      	adds	r0, #1
 8006198:	d103      	bne.n	80061a2 <_printf_common+0xb6>
 800619a:	f04f 30ff 	mov.w	r0, #4294967295
 800619e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a2:	3501      	adds	r5, #1
 80061a4:	e7c1      	b.n	800612a <_printf_common+0x3e>
 80061a6:	2030      	movs	r0, #48	@ 0x30
 80061a8:	18e1      	adds	r1, r4, r3
 80061aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061b4:	4422      	add	r2, r4
 80061b6:	3302      	adds	r3, #2
 80061b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061bc:	e7c2      	b.n	8006144 <_printf_common+0x58>
 80061be:	2301      	movs	r3, #1
 80061c0:	4622      	mov	r2, r4
 80061c2:	4641      	mov	r1, r8
 80061c4:	4638      	mov	r0, r7
 80061c6:	47c8      	blx	r9
 80061c8:	3001      	adds	r0, #1
 80061ca:	d0e6      	beq.n	800619a <_printf_common+0xae>
 80061cc:	3601      	adds	r6, #1
 80061ce:	e7d9      	b.n	8006184 <_printf_common+0x98>

080061d0 <_printf_i>:
 80061d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061d4:	7e0f      	ldrb	r7, [r1, #24]
 80061d6:	4691      	mov	r9, r2
 80061d8:	2f78      	cmp	r7, #120	@ 0x78
 80061da:	4680      	mov	r8, r0
 80061dc:	460c      	mov	r4, r1
 80061de:	469a      	mov	sl, r3
 80061e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061e6:	d807      	bhi.n	80061f8 <_printf_i+0x28>
 80061e8:	2f62      	cmp	r7, #98	@ 0x62
 80061ea:	d80a      	bhi.n	8006202 <_printf_i+0x32>
 80061ec:	2f00      	cmp	r7, #0
 80061ee:	f000 80d1 	beq.w	8006394 <_printf_i+0x1c4>
 80061f2:	2f58      	cmp	r7, #88	@ 0x58
 80061f4:	f000 80b8 	beq.w	8006368 <_printf_i+0x198>
 80061f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006200:	e03a      	b.n	8006278 <_printf_i+0xa8>
 8006202:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006206:	2b15      	cmp	r3, #21
 8006208:	d8f6      	bhi.n	80061f8 <_printf_i+0x28>
 800620a:	a101      	add	r1, pc, #4	@ (adr r1, 8006210 <_printf_i+0x40>)
 800620c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006210:	08006269 	.word	0x08006269
 8006214:	0800627d 	.word	0x0800627d
 8006218:	080061f9 	.word	0x080061f9
 800621c:	080061f9 	.word	0x080061f9
 8006220:	080061f9 	.word	0x080061f9
 8006224:	080061f9 	.word	0x080061f9
 8006228:	0800627d 	.word	0x0800627d
 800622c:	080061f9 	.word	0x080061f9
 8006230:	080061f9 	.word	0x080061f9
 8006234:	080061f9 	.word	0x080061f9
 8006238:	080061f9 	.word	0x080061f9
 800623c:	0800637b 	.word	0x0800637b
 8006240:	080062a7 	.word	0x080062a7
 8006244:	08006335 	.word	0x08006335
 8006248:	080061f9 	.word	0x080061f9
 800624c:	080061f9 	.word	0x080061f9
 8006250:	0800639d 	.word	0x0800639d
 8006254:	080061f9 	.word	0x080061f9
 8006258:	080062a7 	.word	0x080062a7
 800625c:	080061f9 	.word	0x080061f9
 8006260:	080061f9 	.word	0x080061f9
 8006264:	0800633d 	.word	0x0800633d
 8006268:	6833      	ldr	r3, [r6, #0]
 800626a:	1d1a      	adds	r2, r3, #4
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	6032      	str	r2, [r6, #0]
 8006270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006274:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006278:	2301      	movs	r3, #1
 800627a:	e09c      	b.n	80063b6 <_printf_i+0x1e6>
 800627c:	6833      	ldr	r3, [r6, #0]
 800627e:	6820      	ldr	r0, [r4, #0]
 8006280:	1d19      	adds	r1, r3, #4
 8006282:	6031      	str	r1, [r6, #0]
 8006284:	0606      	lsls	r6, r0, #24
 8006286:	d501      	bpl.n	800628c <_printf_i+0xbc>
 8006288:	681d      	ldr	r5, [r3, #0]
 800628a:	e003      	b.n	8006294 <_printf_i+0xc4>
 800628c:	0645      	lsls	r5, r0, #25
 800628e:	d5fb      	bpl.n	8006288 <_printf_i+0xb8>
 8006290:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006294:	2d00      	cmp	r5, #0
 8006296:	da03      	bge.n	80062a0 <_printf_i+0xd0>
 8006298:	232d      	movs	r3, #45	@ 0x2d
 800629a:	426d      	negs	r5, r5
 800629c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062a0:	230a      	movs	r3, #10
 80062a2:	4858      	ldr	r0, [pc, #352]	@ (8006404 <_printf_i+0x234>)
 80062a4:	e011      	b.n	80062ca <_printf_i+0xfa>
 80062a6:	6821      	ldr	r1, [r4, #0]
 80062a8:	6833      	ldr	r3, [r6, #0]
 80062aa:	0608      	lsls	r0, r1, #24
 80062ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80062b0:	d402      	bmi.n	80062b8 <_printf_i+0xe8>
 80062b2:	0649      	lsls	r1, r1, #25
 80062b4:	bf48      	it	mi
 80062b6:	b2ad      	uxthmi	r5, r5
 80062b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80062ba:	6033      	str	r3, [r6, #0]
 80062bc:	bf14      	ite	ne
 80062be:	230a      	movne	r3, #10
 80062c0:	2308      	moveq	r3, #8
 80062c2:	4850      	ldr	r0, [pc, #320]	@ (8006404 <_printf_i+0x234>)
 80062c4:	2100      	movs	r1, #0
 80062c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062ca:	6866      	ldr	r6, [r4, #4]
 80062cc:	2e00      	cmp	r6, #0
 80062ce:	60a6      	str	r6, [r4, #8]
 80062d0:	db05      	blt.n	80062de <_printf_i+0x10e>
 80062d2:	6821      	ldr	r1, [r4, #0]
 80062d4:	432e      	orrs	r6, r5
 80062d6:	f021 0104 	bic.w	r1, r1, #4
 80062da:	6021      	str	r1, [r4, #0]
 80062dc:	d04b      	beq.n	8006376 <_printf_i+0x1a6>
 80062de:	4616      	mov	r6, r2
 80062e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80062e4:	fb03 5711 	mls	r7, r3, r1, r5
 80062e8:	5dc7      	ldrb	r7, [r0, r7]
 80062ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062ee:	462f      	mov	r7, r5
 80062f0:	42bb      	cmp	r3, r7
 80062f2:	460d      	mov	r5, r1
 80062f4:	d9f4      	bls.n	80062e0 <_printf_i+0x110>
 80062f6:	2b08      	cmp	r3, #8
 80062f8:	d10b      	bne.n	8006312 <_printf_i+0x142>
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	07df      	lsls	r7, r3, #31
 80062fe:	d508      	bpl.n	8006312 <_printf_i+0x142>
 8006300:	6923      	ldr	r3, [r4, #16]
 8006302:	6861      	ldr	r1, [r4, #4]
 8006304:	4299      	cmp	r1, r3
 8006306:	bfde      	ittt	le
 8006308:	2330      	movle	r3, #48	@ 0x30
 800630a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800630e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006312:	1b92      	subs	r2, r2, r6
 8006314:	6122      	str	r2, [r4, #16]
 8006316:	464b      	mov	r3, r9
 8006318:	4621      	mov	r1, r4
 800631a:	4640      	mov	r0, r8
 800631c:	f8cd a000 	str.w	sl, [sp]
 8006320:	aa03      	add	r2, sp, #12
 8006322:	f7ff fee3 	bl	80060ec <_printf_common>
 8006326:	3001      	adds	r0, #1
 8006328:	d14a      	bne.n	80063c0 <_printf_i+0x1f0>
 800632a:	f04f 30ff 	mov.w	r0, #4294967295
 800632e:	b004      	add	sp, #16
 8006330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	f043 0320 	orr.w	r3, r3, #32
 800633a:	6023      	str	r3, [r4, #0]
 800633c:	2778      	movs	r7, #120	@ 0x78
 800633e:	4832      	ldr	r0, [pc, #200]	@ (8006408 <_printf_i+0x238>)
 8006340:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	6831      	ldr	r1, [r6, #0]
 8006348:	061f      	lsls	r7, r3, #24
 800634a:	f851 5b04 	ldr.w	r5, [r1], #4
 800634e:	d402      	bmi.n	8006356 <_printf_i+0x186>
 8006350:	065f      	lsls	r7, r3, #25
 8006352:	bf48      	it	mi
 8006354:	b2ad      	uxthmi	r5, r5
 8006356:	6031      	str	r1, [r6, #0]
 8006358:	07d9      	lsls	r1, r3, #31
 800635a:	bf44      	itt	mi
 800635c:	f043 0320 	orrmi.w	r3, r3, #32
 8006360:	6023      	strmi	r3, [r4, #0]
 8006362:	b11d      	cbz	r5, 800636c <_printf_i+0x19c>
 8006364:	2310      	movs	r3, #16
 8006366:	e7ad      	b.n	80062c4 <_printf_i+0xf4>
 8006368:	4826      	ldr	r0, [pc, #152]	@ (8006404 <_printf_i+0x234>)
 800636a:	e7e9      	b.n	8006340 <_printf_i+0x170>
 800636c:	6823      	ldr	r3, [r4, #0]
 800636e:	f023 0320 	bic.w	r3, r3, #32
 8006372:	6023      	str	r3, [r4, #0]
 8006374:	e7f6      	b.n	8006364 <_printf_i+0x194>
 8006376:	4616      	mov	r6, r2
 8006378:	e7bd      	b.n	80062f6 <_printf_i+0x126>
 800637a:	6833      	ldr	r3, [r6, #0]
 800637c:	6825      	ldr	r5, [r4, #0]
 800637e:	1d18      	adds	r0, r3, #4
 8006380:	6961      	ldr	r1, [r4, #20]
 8006382:	6030      	str	r0, [r6, #0]
 8006384:	062e      	lsls	r6, r5, #24
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	d501      	bpl.n	800638e <_printf_i+0x1be>
 800638a:	6019      	str	r1, [r3, #0]
 800638c:	e002      	b.n	8006394 <_printf_i+0x1c4>
 800638e:	0668      	lsls	r0, r5, #25
 8006390:	d5fb      	bpl.n	800638a <_printf_i+0x1ba>
 8006392:	8019      	strh	r1, [r3, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	4616      	mov	r6, r2
 8006398:	6123      	str	r3, [r4, #16]
 800639a:	e7bc      	b.n	8006316 <_printf_i+0x146>
 800639c:	6833      	ldr	r3, [r6, #0]
 800639e:	2100      	movs	r1, #0
 80063a0:	1d1a      	adds	r2, r3, #4
 80063a2:	6032      	str	r2, [r6, #0]
 80063a4:	681e      	ldr	r6, [r3, #0]
 80063a6:	6862      	ldr	r2, [r4, #4]
 80063a8:	4630      	mov	r0, r6
 80063aa:	f000 f859 	bl	8006460 <memchr>
 80063ae:	b108      	cbz	r0, 80063b4 <_printf_i+0x1e4>
 80063b0:	1b80      	subs	r0, r0, r6
 80063b2:	6060      	str	r0, [r4, #4]
 80063b4:	6863      	ldr	r3, [r4, #4]
 80063b6:	6123      	str	r3, [r4, #16]
 80063b8:	2300      	movs	r3, #0
 80063ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063be:	e7aa      	b.n	8006316 <_printf_i+0x146>
 80063c0:	4632      	mov	r2, r6
 80063c2:	4649      	mov	r1, r9
 80063c4:	4640      	mov	r0, r8
 80063c6:	6923      	ldr	r3, [r4, #16]
 80063c8:	47d0      	blx	sl
 80063ca:	3001      	adds	r0, #1
 80063cc:	d0ad      	beq.n	800632a <_printf_i+0x15a>
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	079b      	lsls	r3, r3, #30
 80063d2:	d413      	bmi.n	80063fc <_printf_i+0x22c>
 80063d4:	68e0      	ldr	r0, [r4, #12]
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	4298      	cmp	r0, r3
 80063da:	bfb8      	it	lt
 80063dc:	4618      	movlt	r0, r3
 80063de:	e7a6      	b.n	800632e <_printf_i+0x15e>
 80063e0:	2301      	movs	r3, #1
 80063e2:	4632      	mov	r2, r6
 80063e4:	4649      	mov	r1, r9
 80063e6:	4640      	mov	r0, r8
 80063e8:	47d0      	blx	sl
 80063ea:	3001      	adds	r0, #1
 80063ec:	d09d      	beq.n	800632a <_printf_i+0x15a>
 80063ee:	3501      	adds	r5, #1
 80063f0:	68e3      	ldr	r3, [r4, #12]
 80063f2:	9903      	ldr	r1, [sp, #12]
 80063f4:	1a5b      	subs	r3, r3, r1
 80063f6:	42ab      	cmp	r3, r5
 80063f8:	dcf2      	bgt.n	80063e0 <_printf_i+0x210>
 80063fa:	e7eb      	b.n	80063d4 <_printf_i+0x204>
 80063fc:	2500      	movs	r5, #0
 80063fe:	f104 0619 	add.w	r6, r4, #25
 8006402:	e7f5      	b.n	80063f0 <_printf_i+0x220>
 8006404:	08006f7c 	.word	0x08006f7c
 8006408:	08006f8d 	.word	0x08006f8d

0800640c <memmove>:
 800640c:	4288      	cmp	r0, r1
 800640e:	b510      	push	{r4, lr}
 8006410:	eb01 0402 	add.w	r4, r1, r2
 8006414:	d902      	bls.n	800641c <memmove+0x10>
 8006416:	4284      	cmp	r4, r0
 8006418:	4623      	mov	r3, r4
 800641a:	d807      	bhi.n	800642c <memmove+0x20>
 800641c:	1e43      	subs	r3, r0, #1
 800641e:	42a1      	cmp	r1, r4
 8006420:	d008      	beq.n	8006434 <memmove+0x28>
 8006422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006426:	f803 2f01 	strb.w	r2, [r3, #1]!
 800642a:	e7f8      	b.n	800641e <memmove+0x12>
 800642c:	4601      	mov	r1, r0
 800642e:	4402      	add	r2, r0
 8006430:	428a      	cmp	r2, r1
 8006432:	d100      	bne.n	8006436 <memmove+0x2a>
 8006434:	bd10      	pop	{r4, pc}
 8006436:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800643a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800643e:	e7f7      	b.n	8006430 <memmove+0x24>

08006440 <_sbrk_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	2300      	movs	r3, #0
 8006444:	4d05      	ldr	r5, [pc, #20]	@ (800645c <_sbrk_r+0x1c>)
 8006446:	4604      	mov	r4, r0
 8006448:	4608      	mov	r0, r1
 800644a:	602b      	str	r3, [r5, #0]
 800644c:	f7fb fc18 	bl	8001c80 <_sbrk>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d102      	bne.n	800645a <_sbrk_r+0x1a>
 8006454:	682b      	ldr	r3, [r5, #0]
 8006456:	b103      	cbz	r3, 800645a <_sbrk_r+0x1a>
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	bd38      	pop	{r3, r4, r5, pc}
 800645c:	200008a0 	.word	0x200008a0

08006460 <memchr>:
 8006460:	4603      	mov	r3, r0
 8006462:	b510      	push	{r4, lr}
 8006464:	b2c9      	uxtb	r1, r1
 8006466:	4402      	add	r2, r0
 8006468:	4293      	cmp	r3, r2
 800646a:	4618      	mov	r0, r3
 800646c:	d101      	bne.n	8006472 <memchr+0x12>
 800646e:	2000      	movs	r0, #0
 8006470:	e003      	b.n	800647a <memchr+0x1a>
 8006472:	7804      	ldrb	r4, [r0, #0]
 8006474:	3301      	adds	r3, #1
 8006476:	428c      	cmp	r4, r1
 8006478:	d1f6      	bne.n	8006468 <memchr+0x8>
 800647a:	bd10      	pop	{r4, pc}

0800647c <_realloc_r>:
 800647c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006480:	4607      	mov	r7, r0
 8006482:	4614      	mov	r4, r2
 8006484:	460d      	mov	r5, r1
 8006486:	b921      	cbnz	r1, 8006492 <_realloc_r+0x16>
 8006488:	4611      	mov	r1, r2
 800648a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800648e:	f7ff bc49 	b.w	8005d24 <_malloc_r>
 8006492:	b92a      	cbnz	r2, 80064a0 <_realloc_r+0x24>
 8006494:	f7ff fbdc 	bl	8005c50 <_free_r>
 8006498:	4625      	mov	r5, r4
 800649a:	4628      	mov	r0, r5
 800649c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064a0:	f000 f81a 	bl	80064d8 <_malloc_usable_size_r>
 80064a4:	4284      	cmp	r4, r0
 80064a6:	4606      	mov	r6, r0
 80064a8:	d802      	bhi.n	80064b0 <_realloc_r+0x34>
 80064aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80064ae:	d8f4      	bhi.n	800649a <_realloc_r+0x1e>
 80064b0:	4621      	mov	r1, r4
 80064b2:	4638      	mov	r0, r7
 80064b4:	f7ff fc36 	bl	8005d24 <_malloc_r>
 80064b8:	4680      	mov	r8, r0
 80064ba:	b908      	cbnz	r0, 80064c0 <_realloc_r+0x44>
 80064bc:	4645      	mov	r5, r8
 80064be:	e7ec      	b.n	800649a <_realloc_r+0x1e>
 80064c0:	42b4      	cmp	r4, r6
 80064c2:	4622      	mov	r2, r4
 80064c4:	4629      	mov	r1, r5
 80064c6:	bf28      	it	cs
 80064c8:	4632      	movcs	r2, r6
 80064ca:	f7ff fbb3 	bl	8005c34 <memcpy>
 80064ce:	4629      	mov	r1, r5
 80064d0:	4638      	mov	r0, r7
 80064d2:	f7ff fbbd 	bl	8005c50 <_free_r>
 80064d6:	e7f1      	b.n	80064bc <_realloc_r+0x40>

080064d8 <_malloc_usable_size_r>:
 80064d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064dc:	1f18      	subs	r0, r3, #4
 80064de:	2b00      	cmp	r3, #0
 80064e0:	bfbc      	itt	lt
 80064e2:	580b      	ldrlt	r3, [r1, r0]
 80064e4:	18c0      	addlt	r0, r0, r3
 80064e6:	4770      	bx	lr

080064e8 <_init>:
 80064e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ea:	bf00      	nop
 80064ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ee:	bc08      	pop	{r3}
 80064f0:	469e      	mov	lr, r3
 80064f2:	4770      	bx	lr

080064f4 <_fini>:
 80064f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f6:	bf00      	nop
 80064f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064fa:	bc08      	pop	{r3}
 80064fc:	469e      	mov	lr, r3
 80064fe:	4770      	bx	lr
