{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 09:37:40 2022 " "Info: Processing started: Tue Sep 20 09:37:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frq:inst\|tmp " "Info: Detected ripple clock \"frq:inst\|tmp\" as buffer" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frq:inst\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register frq:inst\|cnt\[0\] register frq:inst\|cnt\[18\] 247.65 MHz 4.038 ns Internal " "Info: Clock \"clk\" has Internal fmax of 247.65 MHz between source register \"frq:inst\|cnt\[0\]\" and destination register \"frq:inst\|cnt\[18\]\" (period= 4.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.834 ns + Longest register register " "Info: + Longest register to register delay is 3.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frq:inst\|cnt\[0\] 1 REG LCFF_X16_Y24_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y24_N17; Fanout = 3; REG Node = 'frq:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.393 ns) 0.894 ns frq:inst\|Add0~1 2 COMB LCCOMB_X17_Y24_N0 2 " "Info: 2: + IC(0.501 ns) + CELL(0.393 ns) = 0.894 ns; Loc. = LCCOMB_X17_Y24_N0; Fanout = 2; COMB Node = 'frq:inst\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { frq:inst|cnt[0] frq:inst|Add0~1 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.965 ns frq:inst\|Add0~3 3 COMB LCCOMB_X17_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.965 ns; Loc. = LCCOMB_X17_Y24_N2; Fanout = 2; COMB Node = 'frq:inst\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~1 frq:inst|Add0~3 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.036 ns frq:inst\|Add0~5 4 COMB LCCOMB_X17_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.036 ns; Loc. = LCCOMB_X17_Y24_N4; Fanout = 2; COMB Node = 'frq:inst\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~3 frq:inst|Add0~5 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.107 ns frq:inst\|Add0~7 5 COMB LCCOMB_X17_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.107 ns; Loc. = LCCOMB_X17_Y24_N6; Fanout = 2; COMB Node = 'frq:inst\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~5 frq:inst|Add0~7 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.178 ns frq:inst\|Add0~9 6 COMB LCCOMB_X17_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.178 ns; Loc. = LCCOMB_X17_Y24_N8; Fanout = 2; COMB Node = 'frq:inst\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~7 frq:inst|Add0~9 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.249 ns frq:inst\|Add0~11 7 COMB LCCOMB_X17_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.249 ns; Loc. = LCCOMB_X17_Y24_N10; Fanout = 2; COMB Node = 'frq:inst\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~9 frq:inst|Add0~11 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.320 ns frq:inst\|Add0~13 8 COMB LCCOMB_X17_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.320 ns; Loc. = LCCOMB_X17_Y24_N12; Fanout = 2; COMB Node = 'frq:inst\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~11 frq:inst|Add0~13 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.479 ns frq:inst\|Add0~15 9 COMB LCCOMB_X17_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.479 ns; Loc. = LCCOMB_X17_Y24_N14; Fanout = 2; COMB Node = 'frq:inst\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { frq:inst|Add0~13 frq:inst|Add0~15 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.550 ns frq:inst\|Add0~17 10 COMB LCCOMB_X17_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.550 ns; Loc. = LCCOMB_X17_Y24_N16; Fanout = 2; COMB Node = 'frq:inst\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~15 frq:inst|Add0~17 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.621 ns frq:inst\|Add0~19 11 COMB LCCOMB_X17_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.621 ns; Loc. = LCCOMB_X17_Y24_N18; Fanout = 2; COMB Node = 'frq:inst\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~17 frq:inst|Add0~19 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.692 ns frq:inst\|Add0~21 12 COMB LCCOMB_X17_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.692 ns; Loc. = LCCOMB_X17_Y24_N20; Fanout = 2; COMB Node = 'frq:inst\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~19 frq:inst|Add0~21 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.763 ns frq:inst\|Add0~23 13 COMB LCCOMB_X17_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.763 ns; Loc. = LCCOMB_X17_Y24_N22; Fanout = 2; COMB Node = 'frq:inst\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~21 frq:inst|Add0~23 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.834 ns frq:inst\|Add0~25 14 COMB LCCOMB_X17_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.834 ns; Loc. = LCCOMB_X17_Y24_N24; Fanout = 2; COMB Node = 'frq:inst\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~23 frq:inst|Add0~25 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.905 ns frq:inst\|Add0~27 15 COMB LCCOMB_X17_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.905 ns; Loc. = LCCOMB_X17_Y24_N26; Fanout = 2; COMB Node = 'frq:inst\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~25 frq:inst|Add0~27 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.976 ns frq:inst\|Add0~29 16 COMB LCCOMB_X17_Y24_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.976 ns; Loc. = LCCOMB_X17_Y24_N28; Fanout = 2; COMB Node = 'frq:inst\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~27 frq:inst|Add0~29 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.122 ns frq:inst\|Add0~31 17 COMB LCCOMB_X17_Y24_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.122 ns; Loc. = LCCOMB_X17_Y24_N30; Fanout = 2; COMB Node = 'frq:inst\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { frq:inst|Add0~29 frq:inst|Add0~31 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.193 ns frq:inst\|Add0~33 18 COMB LCCOMB_X17_Y23_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.193 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 2; COMB Node = 'frq:inst\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~31 frq:inst|Add0~33 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.264 ns frq:inst\|Add0~35 19 COMB LCCOMB_X17_Y23_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.264 ns; Loc. = LCCOMB_X17_Y23_N2; Fanout = 2; COMB Node = 'frq:inst\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~33 frq:inst|Add0~35 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.674 ns frq:inst\|Add0~36 20 COMB LCCOMB_X17_Y23_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 2.674 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 1; COMB Node = 'frq:inst\|Add0~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { frq:inst|Add0~35 frq:inst|Add0~36 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.150 ns) 3.750 ns frq:inst\|cnt~38 21 COMB LCCOMB_X16_Y22_N0 1 " "Info: 21: + IC(0.926 ns) + CELL(0.150 ns) = 3.750 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 1; COMB Node = 'frq:inst\|cnt~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { frq:inst|Add0~36 frq:inst|cnt~38 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.834 ns frq:inst\|cnt\[18\] 22 REG LCFF_X16_Y22_N1 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.834 ns; Loc. = LCFF_X16_Y22_N1; Fanout = 3; REG Node = 'frq:inst\|cnt\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 62.78 % ) " "Info: Total cell delay = 2.407 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 37.22 % ) " "Info: Total interconnect delay = 1.427 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { frq:inst|cnt[0] frq:inst|Add0~1 frq:inst|Add0~3 frq:inst|Add0~5 frq:inst|Add0~7 frq:inst|Add0~9 frq:inst|Add0~11 frq:inst|Add0~13 frq:inst|Add0~15 frq:inst|Add0~17 frq:inst|Add0~19 frq:inst|Add0~21 frq:inst|Add0~23 frq:inst|Add0~25 frq:inst|Add0~27 frq:inst|Add0~29 frq:inst|Add0~31 frq:inst|Add0~33 frq:inst|Add0~35 frq:inst|Add0~36 frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { frq:inst|cnt[0] {} frq:inst|Add0~1 {} frq:inst|Add0~3 {} frq:inst|Add0~5 {} frq:inst|Add0~7 {} frq:inst|Add0~9 {} frq:inst|Add0~11 {} frq:inst|Add0~13 {} frq:inst|Add0~15 {} frq:inst|Add0~17 {} frq:inst|Add0~19 {} frq:inst|Add0~21 {} frq:inst|Add0~23 {} frq:inst|Add0~25 {} frq:inst|Add0~27 {} frq:inst|Add0~29 {} frq:inst|Add0~31 {} frq:inst|Add0~33 {} frq:inst|Add0~35 {} frq:inst|Add0~36 {} frq:inst|cnt~38 {} frq:inst|cnt[18] {} } { 0.000ns 0.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns frq:inst\|cnt\[18\] 3 REG LCFF_X16_Y22_N1 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X16_Y22_N1; Fanout = 3; REG Node = 'frq:inst\|cnt\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns frq:inst\|cnt\[0\] 3 REG LCFF_X16_Y24_N17 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X16_Y24_N17; Fanout = 3; REG Node = 'frq:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { frq:inst|cnt[0] frq:inst|Add0~1 frq:inst|Add0~3 frq:inst|Add0~5 frq:inst|Add0~7 frq:inst|Add0~9 frq:inst|Add0~11 frq:inst|Add0~13 frq:inst|Add0~15 frq:inst|Add0~17 frq:inst|Add0~19 frq:inst|Add0~21 frq:inst|Add0~23 frq:inst|Add0~25 frq:inst|Add0~27 frq:inst|Add0~29 frq:inst|Add0~31 frq:inst|Add0~33 frq:inst|Add0~35 frq:inst|Add0~36 frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { frq:inst|cnt[0] {} frq:inst|Add0~1 {} frq:inst|Add0~3 {} frq:inst|Add0~5 {} frq:inst|Add0~7 {} frq:inst|Add0~9 {} frq:inst|Add0~11 {} frq:inst|Add0~13 {} frq:inst|Add0~15 {} frq:inst|Add0~17 {} frq:inst|Add0~19 {} frq:inst|Add0~21 {} frq:inst|Add0~23 {} frq:inst|Add0~25 {} frq:inst|Add0~27 {} frq:inst|Add0~29 {} frq:inst|Add0~31 {} frq:inst|Add0~33 {} frq:inst|Add0~35 {} frq:inst|Add0~36 {} frq:inst|cnt~38 {} frq:inst|cnt[18] {} } { 0.000ns 0.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:inst1\|cnt\[7\] freq\[3\] clk 1.759 ns register " "Info: tsu for register \"counter:inst1\|cnt\[7\]\" (data pin = \"freq\[3\]\", clock pin = \"clk\") is 1.759 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.589 ns + Longest pin register " "Info: + Longest pin to register delay is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns freq\[3\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'freq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq[3] } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 256 128 296 272 "freq\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.009 ns) + CELL(0.393 ns) 6.234 ns counter:inst1\|LessThan0~7 2 COMB LCCOMB_X4_Y14_N22 1 " "Info: 2: + IC(5.009 ns) + CELL(0.393 ns) = 6.234 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { freq[3] counter:inst1|LessThan0~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.305 ns counter:inst1\|LessThan0~9 3 COMB LCCOMB_X4_Y14_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.305 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.376 ns counter:inst1\|LessThan0~11 4 COMB LCCOMB_X4_Y14_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.376 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.447 ns counter:inst1\|LessThan0~13 5 COMB LCCOMB_X4_Y14_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.447 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.857 ns counter:inst1\|LessThan0~14 6 COMB LCCOMB_X4_Y14_N30 8 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 6.857 ns; Loc. = LCCOMB_X4_Y14_N30; Fanout = 8; COMB Node = 'counter:inst1\|LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.510 ns) 7.589 ns counter:inst1\|cnt\[7\] 7 REG LCFF_X4_Y14_N15 3 " "Info: 7: + IC(0.222 ns) + CELL(0.510 ns) = 7.589 ns; Loc. = LCFF_X4_Y14_N15; Fanout = 3; REG Node = 'counter:inst1\|cnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.358 ns ( 31.07 % ) " "Info: Total cell delay = 2.358 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.231 ns ( 68.93 % ) " "Info: Total interconnect delay = 5.231 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { freq[3] counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { freq[3] {} freq[3]~combout {} counter:inst1|LessThan0~7 {} counter:inst1|LessThan0~9 {} counter:inst1|LessThan0~11 {} counter:inst1|LessThan0~13 {} counter:inst1|LessThan0~14 {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 5.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns } { 0.000ns 0.832ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.794 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.794 ns counter:inst1\|cnt\[7\] 4 REG LCFF_X4_Y14_N15 3 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 5.794 ns; Loc. = LCFF_X4_Y14_N15; Fanout = 3; REG Node = 'counter:inst1\|cnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.471 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.471 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { freq[3] counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { freq[3] {} freq[3]~combout {} counter:inst1|LessThan0~7 {} counter:inst1|LessThan0~9 {} counter:inst1|LessThan0~11 {} counter:inst1|LessThan0~13 {} counter:inst1|LessThan0~14 {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 5.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns } { 0.000ns 0.832ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out comparateur:inst2\|tmp 11.567 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"comparateur:inst2\|tmp\" is 11.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.795 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 5.795 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.472 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.472 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns + Longest register pin " "Info: + Longest register to pin delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comparateur:inst2\|tmp 1 REG LCFF_X5_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.860 ns) + CELL(2.662 ns) 5.522 ns pwm_out 2 PIN PIN_D25 0 " "Info: 2: + IC(2.860 ns) + CELL(2.662 ns) = 5.522 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 96 784 960 112 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 48.21 % ) " "Info: Total cell delay = 2.662 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.860 ns ( 51.79 % ) " "Info: Total interconnect delay = 2.860 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { comparateur:inst2|tmp {} pwm_out {} } { 0.000ns 2.860ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { comparateur:inst2|tmp {} pwm_out {} } { 0.000ns 2.860ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comparateur:inst2\|tmp duty\[7\] clk 2.419 ns register " "Info: th for register \"comparateur:inst2\|tmp\" (data pin = \"duty\[7\]\", clock pin = \"clk\") is 2.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.795 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 5.795 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.472 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.472 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.642 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'duty\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[7] } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 256 400 568 272 "duty\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.150 ns) 3.167 ns comparateur:inst2\|LessThan0~14 2 COMB LCCOMB_X5_Y14_N22 1 " "Info: 2: + IC(2.038 ns) + CELL(0.150 ns) = 3.167 ns; Loc. = LCCOMB_X5_Y14_N22; Fanout = 1; COMB Node = 'comparateur:inst2\|LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { duty[7] comparateur:inst2|LessThan0~14 } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 3.558 ns comparateur:inst2\|tmp~0 3 COMB LCCOMB_X5_Y14_N0 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 3.558 ns; Loc. = LCCOMB_X5_Y14_N0; Fanout = 1; COMB Node = 'comparateur:inst2\|tmp~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.642 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.642 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 37.42 % ) " "Info: Total cell delay = 1.363 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 62.58 % ) " "Info: Total interconnect delay = 2.279 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { duty[7] comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { duty[7] {} duty[7]~combout {} comparateur:inst2|LessThan0~14 {} comparateur:inst2|tmp~0 {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 2.038ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { duty[7] comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { duty[7] {} duty[7]~combout {} comparateur:inst2|LessThan0~14 {} comparateur:inst2|tmp~0 {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 2.038ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 09:37:40 2022 " "Info: Processing ended: Tue Sep 20 09:37:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
