$version Generated by VerilatedVcd $end
$date Wed Sep  7 14:37:27 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % clock $end
  $var wire  1 & y $end
  $scope module test $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % clock $end
   $var wire  1 & y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#1
1%
#2
1#
0%
#3
1%
#4
0#
1$
0%
#5
1%
#6
1#
0%
#7
1%
1&
#8
0#
0$
0%
#9
1#
1%
0&
#10
0%
#11
0#
1$
1%
#12
0%
#13
1#
1%
1&
#14
0%
#15
0#
0$
1%
0&
#16
1#
0%
#17
1%
#18
0#
1$
0%
#19
1%
#20
1#
0%
#21
1%
1&
#22
0#
0$
0%
#23
1%
0&
#24
1#
0%
#25
0#
1$
1%
#26
0%
#27
1#
1%
1&
#28
0%
#29
0#
0$
1%
0&
#30
0%
#31
1#
1%
#32
0#
1$
0%
#33
1%
#34
1#
0%
#35
1%
1&
#36
0#
0$
0%
#37
1%
0&
#38
1#
0%
#39
1%
#40
0#
1$
0%
#41
1#
1%
1&
#42
0%
#43
0#
0$
1%
0&
#44
0%
#45
1#
1%
#46
0%
#47
0#
1$
1%
