-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition"

-- DATE "12/07/2024 13:41:53"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	dbg_top IS
    PORT (
	clk : IN std_logic;
	keys : IN std_logic_vector(3 DOWNTO 0);
	switches : IN std_logic_vector(17 DOWNTO 0);
	hex0 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex1 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex2 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex3 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex4 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex5 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex6 : BUFFER std_logic_vector(6 DOWNTO 0);
	hex7 : BUFFER std_logic_vector(6 DOWNTO 0);
	ledg : BUFFER std_logic_vector(8 DOWNTO 0);
	ledr : BUFFER std_logic_vector(17 DOWNTO 0);
	gc_data : BUFFER std_logic;
	snes_latch : BUFFER std_logic;
	snes_clk : BUFFER std_logic;
	snes_data : IN std_logic;
	sram_dq : BUFFER std_logic_vector(15 DOWNTO 0);
	sram_addr : BUFFER std_logic_vector(19 DOWNTO 0);
	sram_ub_n : BUFFER std_logic;
	sram_lb_n : BUFFER std_logic;
	sram_we_n : BUFFER std_logic;
	sram_ce_n : BUFFER std_logic;
	sram_oe_n : BUFFER std_logic;
	wm8731_xck : BUFFER std_logic;
	wm8731_sdat : BUFFER std_logic;
	wm8731_sclk : BUFFER std_logic;
	wm8731_dacdat : BUFFER std_logic;
	wm8731_daclrck : BUFFER std_logic;
	wm8731_bclk : BUFFER std_logic;
	aux : BUFFER std_logic_vector(15 DOWNTO 0);
	vga_dac_r : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_dac_g : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_dac_b : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_dac_clk : BUFFER std_logic;
	vga_dac_sync_n : BUFFER std_logic;
	vga_dac_blank_n : BUFFER std_logic;
	vga_hsync : BUFFER std_logic;
	vga_vsync : BUFFER std_logic;
	char_lcd_data : BUFFER std_logic_vector(7 DOWNTO 0);
	char_lcd_en : BUFFER std_logic;
	char_lcd_rw : BUFFER std_logic;
	char_lcd_rs : BUFFER std_logic;
	char_lcd_on : BUFFER std_logic;
	char_lcd_blon : BUFFER std_logic;
	tx : BUFFER std_logic;
	rx : IN std_logic;
	emulated_snes_clk : IN std_logic;
	emulated_snes_latch : IN std_logic;
	emulated_snes_data : BUFFER std_logic;
	emulated_gc_data : BUFFER std_logic
	);
END dbg_top;

-- Design Ports Information
-- tx	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- emulated_snes_data	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- emulated_gc_data	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[15]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[16]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switches[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- keys[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- emulated_snes_clk	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- emulated_snes_latch	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rx	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- hex0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex0[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex0[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex1[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex2[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hex7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ledg[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- snes_latch	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- snes_clk	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- snes_data	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sram_addr[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_addr[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_ub_n	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_lb_n	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_we_n	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_ce_n	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_oe_n	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_xck	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_dacdat	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_daclrck	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_bclk	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[0]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[3]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[5]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[6]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[7]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[8]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[9]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[10]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[11]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[12]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[13]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[14]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- aux[15]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_r[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_g[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_b[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_clk	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_sync_n	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_dac_blank_n	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_hsync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_vsync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_en	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_on	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gc_data	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sram_dq[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_sdat	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- wm8731_sclk	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- char_lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA


ARCHITECTURE structure OF dbg_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_keys : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_switches : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_hex0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ledg : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_gc_data : std_logic;
SIGNAL ww_snes_latch : std_logic;
SIGNAL ww_snes_clk : std_logic;
SIGNAL ww_snes_data : std_logic;
SIGNAL ww_sram_dq : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sram_addr : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_sram_ub_n : std_logic;
SIGNAL ww_sram_lb_n : std_logic;
SIGNAL ww_sram_we_n : std_logic;
SIGNAL ww_sram_ce_n : std_logic;
SIGNAL ww_sram_oe_n : std_logic;
SIGNAL ww_wm8731_xck : std_logic;
SIGNAL ww_wm8731_sdat : std_logic;
SIGNAL ww_wm8731_sclk : std_logic;
SIGNAL ww_wm8731_dacdat : std_logic;
SIGNAL ww_wm8731_daclrck : std_logic;
SIGNAL ww_wm8731_bclk : std_logic;
SIGNAL ww_aux : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_vga_dac_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_dac_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_dac_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_dac_clk : std_logic;
SIGNAL ww_vga_dac_sync_n : std_logic;
SIGNAL ww_vga_dac_blank_n : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_char_lcd_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_char_lcd_en : std_logic;
SIGNAL ww_char_lcd_rw : std_logic;
SIGNAL ww_char_lcd_rs : std_logic;
SIGNAL ww_char_lcd_on : std_logic;
SIGNAL ww_char_lcd_blon : std_logic;
SIGNAL ww_tx : std_logic;
SIGNAL ww_rx : std_logic;
SIGNAL ww_emulated_snes_clk : std_logic;
SIGNAL ww_emulated_snes_latch : std_logic;
SIGNAL ww_emulated_snes_data : std_logic;
SIGNAL ww_emulated_gc_data : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_core_inst|clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \snes_data~input_o\ : std_logic;
SIGNAL \gc_data~input_o\ : std_logic;
SIGNAL \sram_dq[0]~input_o\ : std_logic;
SIGNAL \sram_dq[1]~input_o\ : std_logic;
SIGNAL \sram_dq[2]~input_o\ : std_logic;
SIGNAL \sram_dq[3]~input_o\ : std_logic;
SIGNAL \sram_dq[4]~input_o\ : std_logic;
SIGNAL \sram_dq[5]~input_o\ : std_logic;
SIGNAL \sram_dq[6]~input_o\ : std_logic;
SIGNAL \sram_dq[7]~input_o\ : std_logic;
SIGNAL \sram_dq[8]~input_o\ : std_logic;
SIGNAL \sram_dq[9]~input_o\ : std_logic;
SIGNAL \sram_dq[10]~input_o\ : std_logic;
SIGNAL \sram_dq[11]~input_o\ : std_logic;
SIGNAL \sram_dq[12]~input_o\ : std_logic;
SIGNAL \sram_dq[13]~input_o\ : std_logic;
SIGNAL \sram_dq[14]~input_o\ : std_logic;
SIGNAL \sram_dq[15]~input_o\ : std_logic;
SIGNAL \wm8731_sdat~input_o\ : std_logic;
SIGNAL \wm8731_sclk~input_o\ : std_logic;
SIGNAL \char_lcd_data[0]~input_o\ : std_logic;
SIGNAL \char_lcd_data[1]~input_o\ : std_logic;
SIGNAL \char_lcd_data[2]~input_o\ : std_logic;
SIGNAL \char_lcd_data[3]~input_o\ : std_logic;
SIGNAL \char_lcd_data[4]~input_o\ : std_logic;
SIGNAL \char_lcd_data[5]~input_o\ : std_logic;
SIGNAL \char_lcd_data[6]~input_o\ : std_logic;
SIGNAL \char_lcd_data[7]~input_o\ : std_logic;
SIGNAL \gc_data~output_o\ : std_logic;
SIGNAL \sram_dq[0]~output_o\ : std_logic;
SIGNAL \sram_dq[1]~output_o\ : std_logic;
SIGNAL \sram_dq[2]~output_o\ : std_logic;
SIGNAL \sram_dq[3]~output_o\ : std_logic;
SIGNAL \sram_dq[4]~output_o\ : std_logic;
SIGNAL \sram_dq[5]~output_o\ : std_logic;
SIGNAL \sram_dq[6]~output_o\ : std_logic;
SIGNAL \sram_dq[7]~output_o\ : std_logic;
SIGNAL \sram_dq[8]~output_o\ : std_logic;
SIGNAL \sram_dq[9]~output_o\ : std_logic;
SIGNAL \sram_dq[10]~output_o\ : std_logic;
SIGNAL \sram_dq[11]~output_o\ : std_logic;
SIGNAL \sram_dq[12]~output_o\ : std_logic;
SIGNAL \sram_dq[13]~output_o\ : std_logic;
SIGNAL \sram_dq[14]~output_o\ : std_logic;
SIGNAL \sram_dq[15]~output_o\ : std_logic;
SIGNAL \wm8731_sdat~output_o\ : std_logic;
SIGNAL \wm8731_sclk~output_o\ : std_logic;
SIGNAL \char_lcd_data[0]~output_o\ : std_logic;
SIGNAL \char_lcd_data[1]~output_o\ : std_logic;
SIGNAL \char_lcd_data[2]~output_o\ : std_logic;
SIGNAL \char_lcd_data[3]~output_o\ : std_logic;
SIGNAL \char_lcd_data[4]~output_o\ : std_logic;
SIGNAL \char_lcd_data[5]~output_o\ : std_logic;
SIGNAL \char_lcd_data[6]~output_o\ : std_logic;
SIGNAL \char_lcd_data[7]~output_o\ : std_logic;
SIGNAL \dbg_core_inst|emulated_gc_data~output_o\ : std_logic;
SIGNAL \dbg_core_inst|tx~output_o\ : std_logic;
SIGNAL \dbg_core_inst|emulated_snes_data~output_o\ : std_logic;
SIGNAL \hex0[0]~output_o\ : std_logic;
SIGNAL \hex0[1]~output_o\ : std_logic;
SIGNAL \hex0[2]~output_o\ : std_logic;
SIGNAL \hex0[3]~output_o\ : std_logic;
SIGNAL \hex0[4]~output_o\ : std_logic;
SIGNAL \hex0[5]~output_o\ : std_logic;
SIGNAL \hex0[6]~output_o\ : std_logic;
SIGNAL \hex1[0]~output_o\ : std_logic;
SIGNAL \hex1[1]~output_o\ : std_logic;
SIGNAL \hex1[2]~output_o\ : std_logic;
SIGNAL \hex1[3]~output_o\ : std_logic;
SIGNAL \hex1[4]~output_o\ : std_logic;
SIGNAL \hex1[5]~output_o\ : std_logic;
SIGNAL \hex1[6]~output_o\ : std_logic;
SIGNAL \hex2[0]~output_o\ : std_logic;
SIGNAL \hex2[1]~output_o\ : std_logic;
SIGNAL \hex2[2]~output_o\ : std_logic;
SIGNAL \hex2[3]~output_o\ : std_logic;
SIGNAL \hex2[4]~output_o\ : std_logic;
SIGNAL \hex2[5]~output_o\ : std_logic;
SIGNAL \hex2[6]~output_o\ : std_logic;
SIGNAL \hex3[0]~output_o\ : std_logic;
SIGNAL \hex3[1]~output_o\ : std_logic;
SIGNAL \hex3[2]~output_o\ : std_logic;
SIGNAL \hex3[3]~output_o\ : std_logic;
SIGNAL \hex3[4]~output_o\ : std_logic;
SIGNAL \hex3[5]~output_o\ : std_logic;
SIGNAL \hex3[6]~output_o\ : std_logic;
SIGNAL \hex4[0]~output_o\ : std_logic;
SIGNAL \hex4[1]~output_o\ : std_logic;
SIGNAL \hex4[2]~output_o\ : std_logic;
SIGNAL \hex4[3]~output_o\ : std_logic;
SIGNAL \hex4[4]~output_o\ : std_logic;
SIGNAL \hex4[5]~output_o\ : std_logic;
SIGNAL \hex4[6]~output_o\ : std_logic;
SIGNAL \hex5[0]~output_o\ : std_logic;
SIGNAL \hex5[1]~output_o\ : std_logic;
SIGNAL \hex5[2]~output_o\ : std_logic;
SIGNAL \hex5[3]~output_o\ : std_logic;
SIGNAL \hex5[4]~output_o\ : std_logic;
SIGNAL \hex5[5]~output_o\ : std_logic;
SIGNAL \hex5[6]~output_o\ : std_logic;
SIGNAL \hex6[0]~output_o\ : std_logic;
SIGNAL \hex6[1]~output_o\ : std_logic;
SIGNAL \hex6[2]~output_o\ : std_logic;
SIGNAL \hex6[3]~output_o\ : std_logic;
SIGNAL \hex6[4]~output_o\ : std_logic;
SIGNAL \hex6[5]~output_o\ : std_logic;
SIGNAL \hex6[6]~output_o\ : std_logic;
SIGNAL \hex7[0]~output_o\ : std_logic;
SIGNAL \hex7[1]~output_o\ : std_logic;
SIGNAL \hex7[2]~output_o\ : std_logic;
SIGNAL \hex7[3]~output_o\ : std_logic;
SIGNAL \hex7[4]~output_o\ : std_logic;
SIGNAL \hex7[5]~output_o\ : std_logic;
SIGNAL \hex7[6]~output_o\ : std_logic;
SIGNAL \ledg[0]~output_o\ : std_logic;
SIGNAL \ledg[1]~output_o\ : std_logic;
SIGNAL \ledg[2]~output_o\ : std_logic;
SIGNAL \ledg[3]~output_o\ : std_logic;
SIGNAL \ledg[4]~output_o\ : std_logic;
SIGNAL \ledg[5]~output_o\ : std_logic;
SIGNAL \ledg[6]~output_o\ : std_logic;
SIGNAL \ledg[7]~output_o\ : std_logic;
SIGNAL \ledg[8]~output_o\ : std_logic;
SIGNAL \ledr[0]~output_o\ : std_logic;
SIGNAL \ledr[1]~output_o\ : std_logic;
SIGNAL \ledr[2]~output_o\ : std_logic;
SIGNAL \ledr[3]~output_o\ : std_logic;
SIGNAL \ledr[4]~output_o\ : std_logic;
SIGNAL \ledr[5]~output_o\ : std_logic;
SIGNAL \ledr[6]~output_o\ : std_logic;
SIGNAL \ledr[7]~output_o\ : std_logic;
SIGNAL \ledr[8]~output_o\ : std_logic;
SIGNAL \ledr[9]~output_o\ : std_logic;
SIGNAL \ledr[10]~output_o\ : std_logic;
SIGNAL \ledr[11]~output_o\ : std_logic;
SIGNAL \ledr[12]~output_o\ : std_logic;
SIGNAL \ledr[13]~output_o\ : std_logic;
SIGNAL \ledr[14]~output_o\ : std_logic;
SIGNAL \ledr[15]~output_o\ : std_logic;
SIGNAL \ledr[16]~output_o\ : std_logic;
SIGNAL \ledr[17]~output_o\ : std_logic;
SIGNAL \snes_latch~output_o\ : std_logic;
SIGNAL \snes_clk~output_o\ : std_logic;
SIGNAL \sram_addr[0]~output_o\ : std_logic;
SIGNAL \sram_addr[1]~output_o\ : std_logic;
SIGNAL \sram_addr[2]~output_o\ : std_logic;
SIGNAL \sram_addr[3]~output_o\ : std_logic;
SIGNAL \sram_addr[4]~output_o\ : std_logic;
SIGNAL \sram_addr[5]~output_o\ : std_logic;
SIGNAL \sram_addr[6]~output_o\ : std_logic;
SIGNAL \sram_addr[7]~output_o\ : std_logic;
SIGNAL \sram_addr[8]~output_o\ : std_logic;
SIGNAL \sram_addr[9]~output_o\ : std_logic;
SIGNAL \sram_addr[10]~output_o\ : std_logic;
SIGNAL \sram_addr[11]~output_o\ : std_logic;
SIGNAL \sram_addr[12]~output_o\ : std_logic;
SIGNAL \sram_addr[13]~output_o\ : std_logic;
SIGNAL \sram_addr[14]~output_o\ : std_logic;
SIGNAL \sram_addr[15]~output_o\ : std_logic;
SIGNAL \sram_addr[16]~output_o\ : std_logic;
SIGNAL \sram_addr[17]~output_o\ : std_logic;
SIGNAL \sram_addr[18]~output_o\ : std_logic;
SIGNAL \sram_addr[19]~output_o\ : std_logic;
SIGNAL \sram_ub_n~output_o\ : std_logic;
SIGNAL \sram_lb_n~output_o\ : std_logic;
SIGNAL \sram_we_n~output_o\ : std_logic;
SIGNAL \sram_ce_n~output_o\ : std_logic;
SIGNAL \sram_oe_n~output_o\ : std_logic;
SIGNAL \wm8731_xck~output_o\ : std_logic;
SIGNAL \wm8731_dacdat~output_o\ : std_logic;
SIGNAL \wm8731_daclrck~output_o\ : std_logic;
SIGNAL \wm8731_bclk~output_o\ : std_logic;
SIGNAL \aux[0]~output_o\ : std_logic;
SIGNAL \aux[1]~output_o\ : std_logic;
SIGNAL \aux[2]~output_o\ : std_logic;
SIGNAL \aux[3]~output_o\ : std_logic;
SIGNAL \aux[4]~output_o\ : std_logic;
SIGNAL \aux[5]~output_o\ : std_logic;
SIGNAL \aux[6]~output_o\ : std_logic;
SIGNAL \aux[7]~output_o\ : std_logic;
SIGNAL \aux[8]~output_o\ : std_logic;
SIGNAL \aux[9]~output_o\ : std_logic;
SIGNAL \aux[10]~output_o\ : std_logic;
SIGNAL \aux[11]~output_o\ : std_logic;
SIGNAL \aux[12]~output_o\ : std_logic;
SIGNAL \aux[13]~output_o\ : std_logic;
SIGNAL \aux[14]~output_o\ : std_logic;
SIGNAL \aux[15]~output_o\ : std_logic;
SIGNAL \vga_dac_r[0]~output_o\ : std_logic;
SIGNAL \vga_dac_r[1]~output_o\ : std_logic;
SIGNAL \vga_dac_r[2]~output_o\ : std_logic;
SIGNAL \vga_dac_r[3]~output_o\ : std_logic;
SIGNAL \vga_dac_r[4]~output_o\ : std_logic;
SIGNAL \vga_dac_r[5]~output_o\ : std_logic;
SIGNAL \vga_dac_r[6]~output_o\ : std_logic;
SIGNAL \vga_dac_r[7]~output_o\ : std_logic;
SIGNAL \vga_dac_g[0]~output_o\ : std_logic;
SIGNAL \vga_dac_g[1]~output_o\ : std_logic;
SIGNAL \vga_dac_g[2]~output_o\ : std_logic;
SIGNAL \vga_dac_g[3]~output_o\ : std_logic;
SIGNAL \vga_dac_g[4]~output_o\ : std_logic;
SIGNAL \vga_dac_g[5]~output_o\ : std_logic;
SIGNAL \vga_dac_g[6]~output_o\ : std_logic;
SIGNAL \vga_dac_g[7]~output_o\ : std_logic;
SIGNAL \vga_dac_b[0]~output_o\ : std_logic;
SIGNAL \vga_dac_b[1]~output_o\ : std_logic;
SIGNAL \vga_dac_b[2]~output_o\ : std_logic;
SIGNAL \vga_dac_b[3]~output_o\ : std_logic;
SIGNAL \vga_dac_b[4]~output_o\ : std_logic;
SIGNAL \vga_dac_b[5]~output_o\ : std_logic;
SIGNAL \vga_dac_b[6]~output_o\ : std_logic;
SIGNAL \vga_dac_b[7]~output_o\ : std_logic;
SIGNAL \vga_dac_clk~output_o\ : std_logic;
SIGNAL \vga_dac_sync_n~output_o\ : std_logic;
SIGNAL \vga_dac_blank_n~output_o\ : std_logic;
SIGNAL \vga_hsync~output_o\ : std_logic;
SIGNAL \vga_vsync~output_o\ : std_logic;
SIGNAL \char_lcd_en~output_o\ : std_logic;
SIGNAL \char_lcd_rw~output_o\ : std_logic;
SIGNAL \char_lcd_rs~output_o\ : std_logic;
SIGNAL \char_lcd_on~output_o\ : std_logic;
SIGNAL \char_lcd_blon~output_o\ : std_logic;
SIGNAL \dbg_core_inst|clk~input_o\ : std_logic;
SIGNAL \dbg_core_inst|clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|rx~input_o\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|rx_sync_vector[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|rx_sync_vector[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|rx_rd~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\ : std_logic;
SIGNAL \dbg_core_inst|~GND~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_rd_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector82~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~11\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~13\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ERROR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ABORT~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector78~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector80~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector79~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|Equal11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out_width~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector81~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_rd~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_rd~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_rd_last~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ : std_logic;
SIGNAL \dbg_core_inst|periph_ledr_rd~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|periph_ledg_rd~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|periph_hex_segments_rd~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|response_valid~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|periph_snes_ctrl_emulator_rd~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|periph_ledg_rd~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|periph_ledr_rd~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|Equal9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out_width~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_valid~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_valid~combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[0]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[0]~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[1]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[1]~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[2]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[2]~11\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[3]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[3]~13\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[4]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[4]~15\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|timer[5]~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector10~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector18~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector18~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector18~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector19~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_start~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector41~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~13\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enum_start~0feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enum_start~0_q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux22~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enum_start~1_q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enum_start~2_q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enum_action~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~17\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_width~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_width~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_width~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_width~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector72~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector74~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector76~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_wr~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector25~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|state~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector19~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Mux0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector12~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector12~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector12~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector13~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector18~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector14~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector14~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector25~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|hex_reader_start~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out[28]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_wr_valid~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector7~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector7~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector8~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|re_reset~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|re_reset~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_clk_cnt[1]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_clk_cnt[0]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_clk_cnt[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_n_int~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_n_int~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|emulated_gc_data~input_o\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|do_send~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector76~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector72~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector68~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector56~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector52~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector48~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector44~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector40~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector36~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector32~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector28~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector74~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector70~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector58~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector54~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector50~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector46~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector42~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector38~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector34~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector30~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector75~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector71~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector67~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector59~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector55~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector51~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector47~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector43~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector39~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector35~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector77~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector73~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector69~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector57~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector53~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector49~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector45~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector41~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector71~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector70~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector69~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector68~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector67~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector59~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector58~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector57~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector56~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector55~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector54~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector53~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector52~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector51~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector50~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector49~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector48~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector47~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector46~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector45~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector44~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector43~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector42~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector41~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector40~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector39~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector38~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector37~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector36~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector35~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector34~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector33~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector32~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector31~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector30~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector29~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector28~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector37~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector33~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector31~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector29~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector17~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector15~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|request_out~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~25\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~18\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[15]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|swic_state~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state[5]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|swic_state~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|swic_state~q\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[15]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[14]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[14]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[13]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[13]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[12]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[12]~12_combout\ : std_logic;
SIGNAL \top_inst|Mux3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~132_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]~5_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~136_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[11]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[11]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[8]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[8]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[9]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[9]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[10]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[10]~10_combout\ : std_logic;
SIGNAL \top_inst|Mux10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~140_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~144_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[6]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[6]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[5]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[5]~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[7]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[7]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[4]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[4]~4_combout\ : std_logic;
SIGNAL \top_inst|Mux17~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~148_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~152_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[3]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[3]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[1]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[1]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[0]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[2]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|output[2]~2_combout\ : std_logic;
SIGNAL \top_inst|Mux24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~156_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~160_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~29_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~1\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~3\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~5\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~7\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~9\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~11\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~13\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ : std_logic;
SIGNAL \top_inst|Mux31~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~164_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~168_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~41_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ : std_logic;
SIGNAL \top_inst|Mux38~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~172_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~176_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out[8]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|RotateRight0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~180_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~184_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux27~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux28~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux15~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux16~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux17~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux26~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~35\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~35\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~57\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Mux29~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_wr~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_wr~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector38~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector37~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector36~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~57\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~1_cout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~9\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~11\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~13\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[7]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~27_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~188_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~23_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data[3]~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_input[3]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|sw_state~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|swic_state~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|sw_state[0]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data[3]~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~128_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1_combout\ : std_logic;
SIGNAL \top_inst|Mux0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~130_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~3_combout\ : std_logic;
SIGNAL \top_inst|Mux4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~134_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~3_combout\ : std_logic;
SIGNAL \top_inst|Mux7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~138_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~7_combout\ : std_logic;
SIGNAL \top_inst|Mux11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~142_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~11_combout\ : std_logic;
SIGNAL \top_inst|Mux14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~146_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~15_combout\ : std_logic;
SIGNAL \top_inst|Mux18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~150_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~19_combout\ : std_logic;
SIGNAL \top_inst|Mux21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~154_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~27_combout\ : std_logic;
SIGNAL \top_inst|Mux25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~158_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~31_combout\ : std_logic;
SIGNAL \top_inst|Mux28~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~162_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~31_combout\ : std_logic;
SIGNAL \top_inst|Mux32~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~166_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~39_combout\ : std_logic;
SIGNAL \top_inst|Mux35~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~170_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~39_combout\ : std_logic;
SIGNAL \top_inst|Mux39~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~174_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~43_combout\ : std_logic;
SIGNAL \~VCC~combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~178_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~182_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~15\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~17\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~19\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~186_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[6]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~26_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~22_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~190_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_input[2]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|sw_state~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector1~0_combout\ : std_logic;
SIGNAL \top_inst|Mux1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~129_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~2_combout\ : std_logic;
SIGNAL \top_inst|Mux5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~133_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~2_combout\ : std_logic;
SIGNAL \top_inst|Mux8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~137_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~6_combout\ : std_logic;
SIGNAL \top_inst|Mux12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~141_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~14_combout\ : std_logic;
SIGNAL \top_inst|Mux15~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~145_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~18_combout\ : std_logic;
SIGNAL \top_inst|Mux19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~149_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~18_combout\ : std_logic;
SIGNAL \top_inst|Mux22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~153_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~26_combout\ : std_logic;
SIGNAL \top_inst|Mux26~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~157_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~30_combout\ : std_logic;
SIGNAL \top_inst|Mux29~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~161_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~34_combout\ : std_logic;
SIGNAL \top_inst|Mux33~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~165_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~38_combout\ : std_logic;
SIGNAL \top_inst|Mux36~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~169_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[17]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~1_combout\ : std_logic;
SIGNAL \top_inst|Mux40~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~173_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~177_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~181_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~185_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[5]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~25_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~21_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~189_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data[1]~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_input[1]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|sw_state~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data[1]~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~0_combout\ : std_logic;
SIGNAL \top_inst|Mux2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~131_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~4_combout\ : std_logic;
SIGNAL \top_inst|Mux6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~135_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~4_combout\ : std_logic;
SIGNAL \top_inst|Mux9~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~139_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~8_combout\ : std_logic;
SIGNAL \top_inst|Mux13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~143_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~16_combout\ : std_logic;
SIGNAL \top_inst|Mux16~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~147_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~20_combout\ : std_logic;
SIGNAL \top_inst|Mux20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~151_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~24_combout\ : std_logic;
SIGNAL \top_inst|Mux23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~155_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~24_combout\ : std_logic;
SIGNAL \top_inst|Mux27~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~159_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~32_combout\ : std_logic;
SIGNAL \top_inst|Mux30~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~163_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~36_combout\ : std_logic;
SIGNAL \top_inst|Mux34~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~167_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~40_combout\ : std_logic;
SIGNAL \top_inst|Mux37~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~171_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_input[16]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|sw_state~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~44_combout\ : std_logic;
SIGNAL \top_inst|Mux41~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~175_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~179_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~183_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~187_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|Add0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out[4]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~24_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|response_data~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledr_inst|periph_out~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|switches_inst|periph_out~20_combout\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~15\ : std_logic;
SIGNAL \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|ledg_inst|periph_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_input[0]~input_o\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|swic_state~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|swic_state~q\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|sw_state~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|keys_inst|periph_out~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out~191_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector90~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[0]~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[0]~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[0]~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[0]~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[1]~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[1]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[1]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[1]~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[1]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector88~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[3]~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[3]~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[3]~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[4]~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector86~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[4]~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[4]~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[4]~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[5]~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[5]~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[5]~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector84~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~29_combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|emulated_snes_latch~input_o\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|emulated_snes_clk~input_o\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~11\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Add1~12_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]~1_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]~5_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector15~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector17~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]~0_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\ : std_logic_vector(0 TO 36);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|ledr_inst|periph_out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|rx_sync_vector\ : std_logic_vector(1 TO 2);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_int\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out_width\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\ : std_logic_vector(1 TO 2);
SIGNAL \dbg_core_inst|keys_inst|periph_out_width\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|switches_inst|periph_out_width\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|keys_inst|periph_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|baud_rate_selector\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|periph_out\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \dbg_core_inst|switches_inst|periph_out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|clk_divisor\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|res_clk_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|hex_segments_inst|periph_out\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|switches_inst|sw_state\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|hex_reader_max_length\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_core_inst|keys_inst|sw_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|timer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|ledg_inst|periph_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|periph_addr\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \dbg_core_inst|dbg_if_inst|request_out\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_core_inst|uart_emulator_inst|rx_fifo|ALT_INV_rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_COMMAND~q\ : std_logic;
SIGNAL \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\ : std_logic;
SIGNAL \dbg_core_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\ : std_logic;
SIGNAL \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\ : std_logic;
SIGNAL \dbg_core_inst|snes_ctrl_emulator_inst|ALT_INV_output_delay\ : std_logic_vector(3 DOWNTO 3);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_keys <= keys;
ww_switches <= switches;
hex0 <= ww_hex0;
hex1 <= ww_hex1;
hex2 <= ww_hex2;
hex3 <= ww_hex3;
hex4 <= ww_hex4;
hex5 <= ww_hex5;
hex6 <= ww_hex6;
hex7 <= ww_hex7;
ledg <= ww_ledg;
ledr <= ww_ledr;
gc_data <= ww_gc_data;
snes_latch <= ww_snes_latch;
snes_clk <= ww_snes_clk;
ww_snes_data <= snes_data;
sram_dq <= ww_sram_dq;
sram_addr <= ww_sram_addr;
sram_ub_n <= ww_sram_ub_n;
sram_lb_n <= ww_sram_lb_n;
sram_we_n <= ww_sram_we_n;
sram_ce_n <= ww_sram_ce_n;
sram_oe_n <= ww_sram_oe_n;
wm8731_xck <= ww_wm8731_xck;
wm8731_sdat <= ww_wm8731_sdat;
wm8731_sclk <= ww_wm8731_sclk;
wm8731_dacdat <= ww_wm8731_dacdat;
wm8731_daclrck <= ww_wm8731_daclrck;
wm8731_bclk <= ww_wm8731_bclk;
aux <= ww_aux;
vga_dac_r <= ww_vga_dac_r;
vga_dac_g <= ww_vga_dac_g;
vga_dac_b <= ww_vga_dac_b;
vga_dac_clk <= ww_vga_dac_clk;
vga_dac_sync_n <= ww_vga_dac_sync_n;
vga_dac_blank_n <= ww_vga_dac_blank_n;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
char_lcd_data <= ww_char_lcd_data;
char_lcd_en <= ww_char_lcd_en;
char_lcd_rw <= ww_char_lcd_rw;
char_lcd_rs <= ww_char_lcd_rs;
char_lcd_on <= ww_char_lcd_on;
char_lcd_blon <= ww_char_lcd_blon;
tx <= ww_tx;
ww_rx <= rx;
ww_emulated_snes_clk <= emulated_snes_clk;
ww_emulated_snes_latch <= emulated_snes_latch;
emulated_snes_data <= ww_emulated_snes_data;
emulated_gc_data <= ww_emulated_gc_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \dbg_core_inst|~GND~combout\ & \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\ & \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\ & \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\ & 
\dbg_core_inst|dbg_if_inst|tx_data\(3) & \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\ & \dbg_core_inst|dbg_if_inst|tx_data\(1) & \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\);

\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3) & 
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2) & \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1) & \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0));

\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ & \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ & 
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ & \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\);

\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ <= \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(7) & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(6) & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(5) & 
\dbg_core_inst|serial_port_inst|receiver_inst|data_out\(4) & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(3) & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(2) & \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(1) & 
\dbg_core_inst|serial_port_inst|receiver_inst|data_out\(0));

\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3) & \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2) & 
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) & \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0));

\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ & \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ & 
\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ & \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\);

\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ <= \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(7) & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(6) & 
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(5) & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(4) & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(3) & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(2) & 
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(1) & \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(0));

\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8) & 
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4)
& \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1) & \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0)
);

\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\ & 
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\ & 
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\);

\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ <= \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\dbg_core_inst|clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \dbg_core_inst|clk~input_o\);

\dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \dbg_core_inst|dbg_if_inst|res_n_int~q\);
\dbg_core_inst|uart_emulator_inst|rx_fifo|ALT_INV_rd_int~combout\ <= NOT \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\;
\dbg_core_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\ <= NOT \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\;
\dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\ <= NOT \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\;
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\ <= NOT \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\;
\dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\ <= NOT \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\;
\dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_COMMAND~q\ <= NOT \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\;
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\ <= NOT \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\;
\dbg_core_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\ <= NOT \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\;
\dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\ <= NOT \dbg_core_inst|dbg_if_inst|res_n_int~q\;
\dbg_core_inst|snes_ctrl_emulator_inst|ALT_INV_output_delay\(3) <= NOT \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(3);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X81_Y0_N16
\gc_data~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \gc_data~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\sram_dq[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\sram_dq[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\sram_dq[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\sram_dq[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[3]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\sram_dq[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[4]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\sram_dq[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\sram_dq[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\sram_dq[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\sram_dq[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[8]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\sram_dq[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[9]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\sram_dq[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[10]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\sram_dq[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[11]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\sram_dq[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[12]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\sram_dq[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\sram_dq[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\sram_dq[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_dq[15]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\wm8731_sdat~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \wm8731_sdat~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\wm8731_sclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \wm8731_sclk~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\char_lcd_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\char_lcd_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\char_lcd_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\char_lcd_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\char_lcd_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\char_lcd_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\char_lcd_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\char_lcd_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \char_lcd_data[7]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\dbg_core_inst|emulated_gc_data~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \dbg_core_inst|emulated_gc_data~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\dbg_core_inst|tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\,
	devoe => ww_devoe,
	o => \dbg_core_inst|tx~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\dbg_core_inst|emulated_snes_data~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_core_inst|snes_ctrl_emulator_inst|ALT_INV_output_delay\(3),
	devoe => ww_devoe,
	o => \dbg_core_inst|emulated_snes_data~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\hex0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\hex0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\hex0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\hex0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\hex0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\hex0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\hex0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \hex0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\hex1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\hex1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\hex1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\hex1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\hex1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\hex1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \hex1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\hex1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \hex1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\hex2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux41~0_combout\,
	devoe => ww_devoe,
	o => \hex2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\hex2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux40~0_combout\,
	devoe => ww_devoe,
	o => \hex2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\hex2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux39~0_combout\,
	devoe => ww_devoe,
	o => \hex2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\hex2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux38~0_combout\,
	devoe => ww_devoe,
	o => \hex2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\hex2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux37~0_combout\,
	devoe => ww_devoe,
	o => \hex2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\hex2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux36~0_combout\,
	devoe => ww_devoe,
	o => \hex2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\hex2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux35~0_combout\,
	devoe => ww_devoe,
	o => \hex2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\hex3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux34~0_combout\,
	devoe => ww_devoe,
	o => \hex3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\hex3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux33~0_combout\,
	devoe => ww_devoe,
	o => \hex3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\hex3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux32~0_combout\,
	devoe => ww_devoe,
	o => \hex3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\hex3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux31~0_combout\,
	devoe => ww_devoe,
	o => \hex3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\hex3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux30~0_combout\,
	devoe => ww_devoe,
	o => \hex3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\hex3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux29~0_combout\,
	devoe => ww_devoe,
	o => \hex3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\hex3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux28~0_combout\,
	devoe => ww_devoe,
	o => \hex3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\hex4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux27~0_combout\,
	devoe => ww_devoe,
	o => \hex4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\hex4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux26~0_combout\,
	devoe => ww_devoe,
	o => \hex4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\hex4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux25~0_combout\,
	devoe => ww_devoe,
	o => \hex4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\hex4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux24~0_combout\,
	devoe => ww_devoe,
	o => \hex4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\hex4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux23~0_combout\,
	devoe => ww_devoe,
	o => \hex4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\hex4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux22~0_combout\,
	devoe => ww_devoe,
	o => \hex4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\hex4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux21~0_combout\,
	devoe => ww_devoe,
	o => \hex4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\hex5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux20~0_combout\,
	devoe => ww_devoe,
	o => \hex5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\hex5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux19~0_combout\,
	devoe => ww_devoe,
	o => \hex5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\hex5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux18~0_combout\,
	devoe => ww_devoe,
	o => \hex5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\hex5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux17~0_combout\,
	devoe => ww_devoe,
	o => \hex5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\hex5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux16~0_combout\,
	devoe => ww_devoe,
	o => \hex5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\hex5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux15~0_combout\,
	devoe => ww_devoe,
	o => \hex5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\hex5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux14~0_combout\,
	devoe => ww_devoe,
	o => \hex5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\hex6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux13~0_combout\,
	devoe => ww_devoe,
	o => \hex6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\hex6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux12~0_combout\,
	devoe => ww_devoe,
	o => \hex6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\hex6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux11~0_combout\,
	devoe => ww_devoe,
	o => \hex6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\hex6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux10~0_combout\,
	devoe => ww_devoe,
	o => \hex6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\hex6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux9~0_combout\,
	devoe => ww_devoe,
	o => \hex6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\hex6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux8~0_combout\,
	devoe => ww_devoe,
	o => \hex6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\hex6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \hex6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\hex7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \hex7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\hex7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \hex7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\hex7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \hex7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\hex7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \hex7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\hex7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \hex7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\hex7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \hex7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\hex7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \hex7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\ledg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\,
	devoe => ww_devoe,
	o => \ledg[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\ledg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\ledg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\ledg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\ledg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\ledg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\ledg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\ledg[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\ledg[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledg[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\ledr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\ledr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\ledr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\ledr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\ledr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\ledr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\ledr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\ledr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\ledr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\ledr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\ledr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\ledr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\ledr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\ledr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\ledr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\ledr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\ledr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\ledr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ledr[17]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\snes_latch~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \snes_latch~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\snes_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \snes_clk~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\sram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[0]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\sram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\sram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\sram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[3]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\sram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[4]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\sram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\sram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\sram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\sram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\sram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[9]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\sram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[10]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\sram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[11]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\sram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\sram_addr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[13]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\sram_addr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[14]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\sram_addr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\sram_addr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[16]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\sram_addr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[17]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\sram_addr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[18]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\sram_addr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[19]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\sram_ub_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_ub_n~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\sram_lb_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_lb_n~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\sram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_we_n~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\sram_ce_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_ce_n~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\sram_oe_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_oe_n~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\wm8731_xck~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \wm8731_xck~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\wm8731_dacdat~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \wm8731_dacdat~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\wm8731_daclrck~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \wm8731_daclrck~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\wm8731_bclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \wm8731_bclk~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\aux[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[0]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\aux[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[1]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\aux[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[2]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\aux[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[3]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\aux[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[4]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\aux[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[5]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\aux[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\aux[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[7]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\aux[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[8]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\aux[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[9]~output_o\);

-- Location: IOOBUF_X111_Y0_N9
\aux[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[10]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\aux[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\aux[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[12]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\aux[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[13]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\aux[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[14]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\aux[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \aux[15]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\vga_dac_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\vga_dac_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\vga_dac_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\vga_dac_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\vga_dac_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\vga_dac_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\vga_dac_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\vga_dac_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_r[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\vga_dac_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\vga_dac_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\vga_dac_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\vga_dac_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\vga_dac_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\vga_dac_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\vga_dac_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\vga_dac_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_g[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\vga_dac_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\vga_dac_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\vga_dac_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\vga_dac_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\vga_dac_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\vga_dac_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\vga_dac_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\vga_dac_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_b[7]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\vga_dac_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_clk~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\vga_dac_sync_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_sync_n~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\vga_dac_blank_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_dac_blank_n~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\vga_hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_hsync~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\vga_vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_vsync~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\char_lcd_en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \char_lcd_en~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\char_lcd_rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \char_lcd_rw~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\char_lcd_rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \char_lcd_rs~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\char_lcd_on~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \char_lcd_on~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\char_lcd_blon~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \char_lcd_blon~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\dbg_core_inst|clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \dbg_core_inst|clk~input_o\);

-- Location: CLKCTRL_G4
\dbg_core_inst|clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \dbg_core_inst|clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \dbg_core_inst|clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X66_Y25_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0) $ (VCC)
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\ = CARRY(\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\);

-- Location: LCCOMB_X63_Y34_N0
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\ = !\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\);

-- Location: LCCOMB_X65_Y36_N14
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0) $ (VCC)
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\ = CARRY(\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\);

-- Location: LCCOMB_X65_Y36_N18
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ & VCC))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\ = CARRY((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\);

-- Location: LCCOMB_X65_Y36_N20
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3) & ((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\) # (GND)))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ = CARRY((!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\);

-- Location: IOIBUF_X27_Y73_N8
\dbg_core_inst|rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx,
	o => \dbg_core_inst|rx~input_o\);

-- Location: LCCOMB_X66_Y36_N10
\dbg_core_inst|serial_port_inst|rx_sync_vector[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|rx_sync_vector[1]~0_combout\ = !\dbg_core_inst|rx~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|rx~input_o\,
	combout => \dbg_core_inst|serial_port_inst|rx_sync_vector[1]~0_combout\);

-- Location: FF_X66_Y36_N11
\dbg_core_inst|serial_port_inst|rx_sync_vector[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|rx_sync_vector[1]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|rx_sync_vector\(1));

-- Location: LCCOMB_X66_Y36_N20
\dbg_core_inst|serial_port_inst|rx_sync_vector[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|rx_sync_vector[2]~feeder_combout\ = \dbg_core_inst|serial_port_inst|rx_sync_vector\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|rx_sync_vector\(1),
	combout => \dbg_core_inst|serial_port_inst|rx_sync_vector[2]~feeder_combout\);

-- Location: FF_X66_Y36_N21
\dbg_core_inst|serial_port_inst|rx_sync_vector[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|rx_sync_vector[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2));

-- Location: LCCOMB_X66_Y36_N22
\dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- (!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2)))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & (((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- !\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)) # (!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0_combout\);

-- Location: LCCOMB_X66_Y36_N0
\dbg_core_inst|serial_port_inst|receiver_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0_combout\) # 
-- ((!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2) & \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ & 
-- (!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2) & ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\,
	datab => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~0_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~1_combout\);

-- Location: FF_X66_Y36_N1
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\);

-- Location: LCCOMB_X63_Y35_N18
\dbg_core_inst|serial_port_inst|receiver_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector8~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\) # ((\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2) & 
-- ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector8~0_combout\);

-- Location: FF_X63_Y35_N19
\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector8~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2));

-- Location: LCCOMB_X63_Y35_N12
\dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0)))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0_combout\);

-- Location: LCCOMB_X63_Y35_N28
\dbg_core_inst|serial_port_inst|receiver_inst|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & (((\dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0_combout\)))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & (\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0) & (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~1_combout\);

-- Location: FF_X63_Y35_N29
\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector9~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1));

-- Location: LCCOMB_X63_Y35_N6
\dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2) & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0_combout\);

-- Location: LCCOMB_X63_Y35_N22
\dbg_core_inst|serial_port_inst|receiver_inst|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0_combout\) # ((!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~1_combout\);

-- Location: FF_X63_Y35_N23
\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector10~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0));

-- Location: LCCOMB_X63_Y35_N10
\dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0) & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\);

-- Location: LCCOMB_X65_Y36_N26
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~21_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\ & VCC))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\ = CARRY((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~21_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\);

-- Location: LCCOMB_X65_Y36_N28
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~23_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & ((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\) # (GND)))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\ = CARRY((!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~23_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\);

-- Location: FF_X65_Y36_N29
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~23_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7));

-- Location: LCCOMB_X65_Y36_N30
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]~25_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8) $ (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]~25_combout\);

-- Location: FF_X65_Y36_N31
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[8]~25_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8));

-- Location: LCCOMB_X65_Y36_N0
\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0) & 
-- !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y36_N12
\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\);

-- Location: LCCOMB_X63_Y35_N16
\dbg_core_inst|serial_port_inst|receiver_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2)) # 
-- ((!\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\)))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ & 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~1_combout\);

-- Location: FF_X63_Y35_N17
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector6~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\);

-- Location: LCCOMB_X63_Y35_N2
\dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0))) # (!\dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0_combout\);

-- Location: LCCOMB_X63_Y35_N24
\dbg_core_inst|serial_port_inst|receiver_inst|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\) # ((\dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0_combout\) # 
-- ((!\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~1_combout\);

-- Location: FF_X63_Y35_N25
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector4~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\);

-- Location: LCCOMB_X63_Y35_N0
\dbg_core_inst|serial_port_inst|receiver_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~1_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ & (\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~1_combout\);

-- Location: FF_X63_Y35_N1
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\);

-- Location: LCCOMB_X66_Y36_N6
\dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & !\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\);

-- Location: LCCOMB_X66_Y36_N24
\dbg_core_inst|serial_port_inst|receiver_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector0~0_combout\ = ((!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\)))) # (!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~2_combout\,
	datab => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector0~0_combout\);

-- Location: FF_X66_Y36_N25
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\);

-- Location: LCCOMB_X66_Y36_N28
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & !\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\);

-- Location: FF_X65_Y36_N21
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3));

-- Location: LCCOMB_X65_Y36_N22
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ & VCC))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\ = CARRY((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\);

-- Location: FF_X65_Y36_N23
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4));

-- Location: LCCOMB_X65_Y36_N24
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~19_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5) & ((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\) # (GND)))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\ = CARRY((!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~19_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\);

-- Location: FF_X65_Y36_N25
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[5]~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5));

-- Location: FF_X65_Y36_N27
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[6]~21_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6));

-- Location: LCCOMB_X65_Y36_N8
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0) & 
-- !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3_combout\);

-- Location: LCCOMB_X63_Y35_N4
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\) # 
-- (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5_combout\);

-- Location: LCCOMB_X66_Y36_N4
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ & (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & 
-- ((!\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5_combout\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~5_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\);

-- Location: LCCOMB_X66_Y36_N12
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ = (\dbg_core_inst|serial_port_inst|rx_sync_vector\(2) & ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\) # 
-- ((\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\)))) # (!\dbg_core_inst|serial_port_inst|rx_sync_vector\(2) & (((\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~6_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7_combout\);

-- Location: LCCOMB_X66_Y36_N2
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~8_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\ & !\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~7_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~8_combout\);

-- Location: FF_X66_Y36_N3
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X65_Y36_N6
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & 
-- (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & !\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2_combout\);

-- Location: LCCOMB_X65_Y36_N10
\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & (\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ & 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~3_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\);

-- Location: LCCOMB_X66_Y36_N30
\dbg_core_inst|serial_port_inst|receiver_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~3_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\ & !\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Selector2~4_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~3_combout\);

-- Location: FF_X66_Y36_N31
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector3~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X66_Y36_N14
\dbg_core_inst|serial_port_inst|receiver_inst|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\) # ((\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # 
-- (\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\);

-- Location: FF_X65_Y36_N15
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(0));

-- Location: LCCOMB_X65_Y36_N16
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & ((\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\) # (GND)))
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ = CARRY((!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\) # (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\,
	cout => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\);

-- Location: FF_X65_Y36_N17
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1));

-- Location: FF_X65_Y36_N19
\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2));

-- Location: LCCOMB_X65_Y36_N2
\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (!\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & 
-- \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\);

-- Location: LCCOMB_X66_Y36_N16
\dbg_core_inst|serial_port_inst|receiver_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ & (\dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & 
-- (\dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ & \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~1_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|Equal1~0_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~0_combout\);

-- Location: FF_X66_Y36_N17
\dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|Selector5~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\);

-- Location: FF_X66_Y34_N1
\dbg_core_inst|serial_port_inst|receiver_inst|data_new\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\);

-- Location: LCCOMB_X69_Y32_N2
\dbg_core_inst|dbg_if_inst|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~2_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & !\dbg_core_inst|dbg_if_inst|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~2_combout\);

-- Location: FF_X69_Y32_N3
\dbg_core_inst|dbg_if_inst|fsm_rx_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector13~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\);

-- Location: LCCOMB_X62_Y34_N2
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\ = !\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\);

-- Location: LCCOMB_X63_Y34_N22
\dbg_core_inst|serial_port_inst|receiver_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\) # (\dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\,
	datac => \dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\);

-- Location: FF_X62_Y34_N3
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0));

-- Location: LCCOMB_X62_Y34_N0
\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\);

-- Location: FF_X62_Y34_N1
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1));

-- Location: LCCOMB_X62_Y34_N14
\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\);

-- Location: FF_X62_Y34_N15
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2));

-- Location: LCCOMB_X62_Y34_N16
\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(3) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1) & \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(3),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\);

-- Location: FF_X62_Y34_N17
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(3));

-- Location: FF_X63_Y34_N15
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3));

-- Location: LCCOMB_X63_Y34_N14
\dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) & \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\);

-- Location: LCCOMB_X62_Y34_N12
\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0) & (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2_combout\);

-- Location: LCCOMB_X63_Y34_N10
\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2) $ 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3_combout\);

-- Location: LCCOMB_X63_Y34_N20
\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(3) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~2_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~3_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4_combout\);

-- Location: LCCOMB_X63_Y34_N24
\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~5_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4_combout\) # ((!\dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\ & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~4_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~5_combout\);

-- Location: FF_X63_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|full_next~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\);

-- Location: LCCOMB_X63_Y34_N26
\dbg_core_inst|serial_port_inst|receiver_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\ & !\dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\);

-- Location: FF_X63_Y34_N1
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0));

-- Location: LCCOMB_X63_Y34_N4
\dbg_core_inst|serial_port_inst|receiver_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~0_combout\);

-- Location: FF_X63_Y34_N5
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1));

-- Location: LCCOMB_X63_Y34_N16
\dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\);

-- Location: FF_X63_Y34_N17
\dbg_core_inst|serial_port_inst|receiver_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|Add1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2));

-- Location: LCCOMB_X62_Y34_N28
\dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0) & (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\);

-- Location: LCCOMB_X63_Y34_N30
\dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y34_N18
\dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\);

-- Location: LCCOMB_X63_Y34_N28
\dbg_core_inst|dbg_if_inst|rx_rd\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|rx_rd~combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\) # (\dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\,
	datac => \dbg_core_inst|dbg_if_inst|fsm_rx_rd~q\,
	combout => \dbg_core_inst|dbg_if_inst|rx_rd~combout\);

-- Location: LCCOMB_X63_Y34_N6
\dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\) # ((\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & ((!\dbg_core_inst|dbg_if_inst|rx_rd~combout\) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|rx_rd~combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\);

-- Location: FF_X63_Y34_N7
\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\);

-- Location: LCCOMB_X65_Y34_N26
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\);

-- Location: FF_X65_Y34_N27
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\);

-- Location: LCCOMB_X66_Y36_N8
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]~0_combout\ = !\dbg_core_inst|serial_port_inst|rx_sync_vector\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]~0_combout\);

-- Location: FF_X66_Y36_N9
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[7]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(7));

-- Location: FF_X66_Y36_N19
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(7),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(6));

-- Location: LCCOMB_X66_Y36_N26
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(6),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\);

-- Location: FF_X66_Y36_N27
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(5));

-- Location: FF_X66_Y36_N15
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(5),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(4));

-- Location: LCCOMB_X63_Y35_N20
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(4),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\);

-- Location: FF_X63_Y35_N21
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(3));

-- Location: LCCOMB_X63_Y35_N26
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\);

-- Location: FF_X63_Y35_N27
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(2));

-- Location: FF_X63_Y35_N9
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(2),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(1));

-- Location: FF_X63_Y35_N31
\dbg_core_inst|serial_port_inst|receiver_inst|data_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(1),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(0));

-- Location: LCCOMB_X66_Y34_N28
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]~feeder_combout\);

-- Location: FF_X66_Y34_N29
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[0]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(0));

-- Location: LCCOMB_X63_Y34_N8
\dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\ = !\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\);

-- Location: LCCOMB_X54_Y35_N30
\dbg_core_inst|~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|~GND~combout\);

-- Location: LCCOMB_X66_Y34_N30
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(1),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\);

-- Location: FF_X66_Y34_N31
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(1));

-- Location: LCCOMB_X66_Y34_N24
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(2),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\);

-- Location: FF_X66_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(2));

-- Location: LCCOMB_X66_Y34_N18
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\);

-- Location: FF_X66_Y34_N19
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(3));

-- Location: FF_X66_Y34_N17
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(4),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(4));

-- Location: LCCOMB_X66_Y34_N4
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(5),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\);

-- Location: FF_X66_Y34_N5
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(5));

-- Location: FF_X66_Y34_N11
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(6),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(6));

-- Location: LCCOMB_X66_Y34_N22
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_int\(7),
	combout => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\);

-- Location: FF_X66_Y34_N23
\dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(7));

-- Location: M9K_X64_Y34_N0
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/dbg_core.ram0_dcl_dp_ram_1c1r1w_ab2237c6.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dbg_core:dbg_core_inst|dcl_uart:serial_port_inst|dcl_fifo:receiver_fifo|dcl_dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_kpn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	portbre => VCC,
	portbaddrstall => \dbg_core_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\,
	clk0 => \dbg_core_inst|clk~inputclkctrl_outclk\,
	portadatain => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y34_N12
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\ = (\dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3) & !\dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_inst|data_new~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|full_int~q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\);

-- Location: LCCOMB_X63_Y34_N18
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\);

-- Location: FF_X65_Y34_N5
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(6),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\);

-- Location: LCCOMB_X65_Y34_N4
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\);

-- Location: FF_X63_Y34_N31
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X62_Y34_N10
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ = !\dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\);

-- Location: FF_X62_Y34_N11
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2));

-- Location: FF_X62_Y34_N21
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1));

-- Location: FF_X62_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4));

-- Location: LCCOMB_X62_Y34_N22
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X62_Y34_N23
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X62_Y34_N24
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\);

-- Location: LCCOMB_X62_Y34_N30
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~1_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X62_Y34_N31
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8));

-- Location: FF_X62_Y34_N5
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5));

-- Location: FF_X62_Y34_N9
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6));

-- Location: FF_X63_Y34_N19
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_fifo|write_address\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7));

-- Location: LCCOMB_X62_Y34_N8
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\);

-- Location: LCCOMB_X62_Y34_N26
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\);

-- Location: LCCOMB_X70_Y34_N30
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X70_Y34_N31
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22));

-- Location: LCCOMB_X66_Y34_N20
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(6),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X66_Y34_N21
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X70_Y34_N10
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21))))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\);

-- Location: FF_X70_Y34_N11
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6));

-- Location: LCCOMB_X66_Y34_N2
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(4),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X66_Y34_N3
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X70_Y34_N4
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X70_Y34_N5
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18));

-- Location: FF_X65_Y34_N17
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(4),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\);

-- Location: LCCOMB_X65_Y34_N16
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\);

-- Location: LCCOMB_X70_Y34_N0
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\);

-- Location: FF_X70_Y34_N1
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4));

-- Location: FF_X65_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(7),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\);

-- Location: LCCOMB_X65_Y34_N24
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\);

-- Location: FF_X66_Y34_N7
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X69_Y32_N10
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X69_Y32_N11
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X70_Y34_N6
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23))))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\);

-- Location: FF_X70_Y34_N7
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7));

-- Location: LCCOMB_X70_Y34_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\ = ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4)) # (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\);

-- Location: LCCOMB_X66_Y34_N26
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(3),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X66_Y34_N27
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15));

-- Location: FF_X65_Y34_N13
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(3),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\);

-- Location: LCCOMB_X65_Y34_N12
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\);

-- Location: LCCOMB_X70_Y34_N20
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X70_Y34_N21
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X67_Y34_N18
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\);

-- Location: FF_X67_Y34_N19
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3));

-- Location: LCCOMB_X66_Y34_N12
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(0),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X66_Y34_N13
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9));

-- Location: FF_X65_Y34_N15
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(0),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\);

-- Location: LCCOMB_X65_Y34_N14
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\);

-- Location: LCCOMB_X67_Y34_N6
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X67_Y34_N7
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X67_Y34_N28
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\);

-- Location: FF_X67_Y34_N29
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0));

-- Location: FF_X66_Y34_N15
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11));

-- Location: FF_X65_Y34_N1
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(1),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\);

-- Location: LCCOMB_X65_Y34_N0
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\);

-- Location: LCCOMB_X67_Y34_N16
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X67_Y34_N17
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X67_Y34_N22
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\);

-- Location: FF_X67_Y34_N23
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1));

-- Location: LCCOMB_X66_Y34_N8
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ = \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(2),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X66_Y34_N9
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13));

-- Location: FF_X65_Y34_N11
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(2),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\);

-- Location: LCCOMB_X65_Y34_N10
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\);

-- Location: LCCOMB_X67_Y34_N20
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X67_Y34_N21
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X67_Y34_N24
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\);

-- Location: FF_X67_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2));

-- Location: LCCOMB_X70_Y34_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\);

-- Location: LCCOMB_X70_Y34_N2
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X70_Y34_N3
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20));

-- Location: FF_X65_Y34_N23
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(5),
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\);

-- Location: LCCOMB_X65_Y34_N22
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\,
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\);

-- Location: FF_X70_Y34_N25
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|receiver_inst|data_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19));

-- Location: LCCOMB_X70_Y34_N28
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19)))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\)))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20) & (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19),
	combout => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\);

-- Location: FF_X70_Y34_N29
\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\,
	ena => \dbg_core_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5));

-- Location: LCCOMB_X70_Y34_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\);

-- Location: LCCOMB_X70_Y34_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\ = ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)) # 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\);

-- Location: LCCOMB_X70_Y32_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\);

-- Location: LCCOMB_X70_Y32_N28
\dbg_core_inst|dbg_if_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux13~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	combout => \dbg_core_inst|dbg_if_inst|Mux13~0_combout\);

-- Location: LCCOMB_X70_Y34_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5) & 
-- !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y33_N30
\dbg_core_inst|dbg_if_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector25~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector25~0_combout\);

-- Location: LCCOMB_X69_Y33_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\);

-- Location: LCCOMB_X69_Y33_N16
\dbg_core_inst|dbg_if_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector10~0_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & \dbg_core_inst|dbg_if_inst|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|dbg_if_inst|Selector25~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector10~0_combout\);

-- Location: LCCOMB_X69_Y31_N6
\dbg_core_inst|dbg_if_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector11~0_combout\ = (\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ & ((\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector11~0_combout\);

-- Location: FF_X69_Y31_N7
\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector11~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\);

-- Location: LCCOMB_X69_Y32_N24
\dbg_core_inst|dbg_if_inst|Selector13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~9_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & !\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~9_combout\);

-- Location: LCCOMB_X69_Y32_N22
\dbg_core_inst|dbg_if_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector0~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\) # ((\dbg_core_inst|dbg_if_inst|request_rd_valid~q\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\ & (((\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & \dbg_core_inst|dbg_if_inst|Selector13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector13~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector0~0_combout\);

-- Location: FF_X69_Y32_N23
\dbg_core_inst|dbg_if_inst|request_rd_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\);

-- Location: LCCOMB_X70_Y32_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector82~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector82~0_combout\);

-- Location: LCCOMB_X69_Y33_N18
\dbg_core_inst|dbg_if_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector14~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector14~0_combout\);

-- Location: LCCOMB_X69_Y34_N18
\dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\ = ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))) # (!\dbg_core_inst|dbg_if_inst|Selector14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|dbg_if_inst|Selector14~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	combout => \dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\);

-- Location: LCCOMB_X69_Y34_N10
\dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]~1_combout\ = (\dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\ & (\dbg_core_inst|dbg_if_inst|hex_reader_max_length\(1) & ((!\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\)))) # (!\dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\ & (((!\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|hex_reader_max_length[0]~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|hex_reader_max_length\(1),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	combout => \dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]~1_combout\);

-- Location: FF_X69_Y34_N11
\dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|hex_reader_max_length[1]~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|hex_reader_max_length\(1));

-- Location: LCCOMB_X67_Y34_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y33_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\);

-- Location: LCCOMB_X69_Y34_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4_combout\);

-- Location: LCCOMB_X69_Y34_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0)) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~4_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5_combout\);

-- Location: LCCOMB_X70_Y34_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5_combout\ & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~5_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\);

-- Location: LCCOMB_X68_Y34_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\);

-- Location: LCCOMB_X69_Y34_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & 
-- !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\);

-- Location: LCCOMB_X69_Y34_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\);

-- Location: LCCOMB_X68_Y34_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2_combout\ = ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2_combout\);

-- Location: LCCOMB_X68_Y34_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & (\dbg_core_inst|dbg_if_inst|hex_reader_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|hex_reader_start~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\);

-- Location: LCCOMB_X68_Y34_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~3_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~2_combout\);

-- Location: FF_X68_Y34_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\);

-- Location: LCCOMB_X70_Y34_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~20_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~21_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\);

-- Location: LCCOMB_X69_Y34_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\);

-- Location: LCCOMB_X68_Y34_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|first_char~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15_combout\);

-- Location: LCCOMB_X69_Y34_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\ = ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~15_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\);

-- Location: LCCOMB_X70_Y36_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\);

-- Location: LCCOMB_X70_Y36_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21_combout\);

-- Location: LCCOMB_X70_Y36_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\ = CARRY(\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\);

-- Location: LCCOMB_X69_Y36_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\ = CARRY(\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\);

-- Location: LCCOMB_X70_Y36_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19_combout\);

-- Location: LCCOMB_X70_Y36_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & 
-- (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~19_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20_combout\);

-- Location: LCCOMB_X70_Y36_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~22_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21_combout\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~21_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~20_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~22_combout\);

-- Location: FF_X70_Y36_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(0));

-- Location: LCCOMB_X69_Y36_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\ & VCC)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~1\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\);

-- Location: LCCOMB_X70_Y36_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~1\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\);

-- Location: LCCOMB_X70_Y35_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\ = CARRY(\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\);

-- Location: LCCOMB_X70_Y36_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0_combout\))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14_combout\);

-- Location: LCCOMB_X70_Y36_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2_combout\ & 
-- ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)) # (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~2_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~14_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25_combout\);

-- Location: LCCOMB_X70_Y36_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~18_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~17_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~25_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~18_combout\);

-- Location: FF_X70_Y36_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1));

-- Location: LCCOMB_X69_Y36_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~3\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\);

-- Location: LCCOMB_X69_Y35_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\ = CARRY(\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\);

-- Location: LCCOMB_X69_Y34_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # (((!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\);

-- Location: LCCOMB_X70_Y35_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~1\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\);

-- Location: LCCOMB_X70_Y36_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~3\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\);

-- Location: LCCOMB_X70_Y35_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~4_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\);

-- Location: LCCOMB_X69_Y35_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~1_combout\);

-- Location: LCCOMB_X67_Y34_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24_combout\ = (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\)) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~3_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24_combout\);

-- Location: LCCOMB_X68_Y34_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~24_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11_combout\);

-- Location: LCCOMB_X70_Y36_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~5\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\);

-- Location: LCCOMB_X70_Y36_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~7\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\);

-- Location: LCCOMB_X70_Y35_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~3\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\);

-- Location: LCCOMB_X70_Y35_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~5\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\);

-- Location: LCCOMB_X70_Y35_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\);

-- Location: LCCOMB_X69_Y36_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~5\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\);

-- Location: LCCOMB_X69_Y36_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~7\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\);

-- Location: LCCOMB_X69_Y35_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~1\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\);

-- Location: LCCOMB_X69_Y35_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~3\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\);

-- Location: LCCOMB_X69_Y35_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~4_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~1_combout\);

-- Location: FF_X69_Y35_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector14~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4));

-- Location: LCCOMB_X69_Y35_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~5\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\);

-- Location: LCCOMB_X70_Y35_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~7\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\);

-- Location: LCCOMB_X69_Y36_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~9\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\);

-- Location: LCCOMB_X70_Y36_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~9\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\);

-- Location: LCCOMB_X69_Y35_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\);

-- Location: LCCOMB_X69_Y35_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6_combout\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8_combout\))))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~6_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~1_combout\);

-- Location: FF_X69_Y35_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector13~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5));

-- Location: LCCOMB_X69_Y35_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~9\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~7\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~9\);

-- Location: LCCOMB_X70_Y36_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~13\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~11\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~13\);

-- Location: LCCOMB_X70_Y35_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~11\ = CARRY((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~9\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~11\);

-- Location: LCCOMB_X70_Y35_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~12_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\);

-- Location: LCCOMB_X69_Y36_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\ $ (GND))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\ & VCC))
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~13\ = CARRY((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~11\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12_combout\,
	cout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~13\);

-- Location: LCCOMB_X69_Y35_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~8_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~1_combout\);

-- Location: FF_X69_Y35_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector12~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6));

-- Location: LCCOMB_X70_Y35_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~11\ $ (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~11\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12_combout\);

-- Location: LCCOMB_X69_Y35_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~9\ $ (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~9\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10_combout\);

-- Location: LCCOMB_X69_Y36_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~13\ $ (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~13\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14_combout\);

-- Location: LCCOMB_X70_Y36_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~13\ $ (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	cin => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~13\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14_combout\);

-- Location: LCCOMB_X69_Y35_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~14_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~14_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\);

-- Location: LCCOMB_X69_Y35_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~12_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~1_combout\);

-- Location: FF_X69_Y35_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector11~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7));

-- Location: LCCOMB_X69_Y35_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\ & (((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7) & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12_combout\);

-- Location: LCCOMB_X68_Y34_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12_combout\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~11_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~12_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\);

-- Location: FF_X69_Y35_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector16~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2));

-- Location: LCCOMB_X70_Y35_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add2~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~23_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\);

-- Location: LCCOMB_X69_Y35_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2_combout\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4_combout\))))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add4~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[2]~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Add1~4_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~1_combout\);

-- Location: FF_X69_Y35_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector15~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3));

-- Location: LCCOMB_X69_Y34_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3)) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4)) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(2),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0_combout\);

-- Location: LCCOMB_X70_Y34_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5)) # (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(5),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(6),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1_combout\);

-- Location: LCCOMB_X69_Y34_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7)) # ((\dbg_core_inst|dbg_if_inst|hex_reader_max_length\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0_combout\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|hex_reader_max_length\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length\(7),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\);

-- Location: LCCOMB_X68_Y34_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\ & 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~1_combout\);

-- Location: FF_X68_Y34_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ERROR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ERROR~q\);

-- Location: LCCOMB_X69_Y33_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y33_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector5~0_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector5~0_combout\);

-- Location: FF_X69_Y33_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ABORT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector5~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ABORT~q\);

-- Location: LCCOMB_X69_Y32_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ABORT~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE~q\) # 
-- ((!\dbg_core_inst|dbg_if_inst|hex_reader_start~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ABORT~q\,
	datab => \dbg_core_inst|dbg_if_inst|hex_reader_start~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0_combout\);

-- Location: LCCOMB_X69_Y32_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~1_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ERROR~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_ERROR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~1_combout\);

-- Location: FF_X69_Y32_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector0~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\);

-- Location: LCCOMB_X68_Y34_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\) # (!\dbg_core_inst|dbg_if_inst|hex_reader_start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|hex_reader_start~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\);

-- Location: LCCOMB_X68_Y34_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\ = ((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\);

-- Location: FF_X70_Y32_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector82~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0));

-- Location: LCCOMB_X70_Y32_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector78~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector78~0_combout\);

-- Location: FF_X70_Y32_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector78~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4));

-- Location: LCCOMB_X70_Y32_N24
\dbg_core_inst|dbg_if_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector20~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4),
	combout => \dbg_core_inst|dbg_if_inst|Selector20~0_combout\);

-- Location: LCCOMB_X69_Y32_N4
\dbg_core_inst|dbg_if_inst|periph_addr[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\ = (\dbg_core_inst|dbg_if_inst|Selector13~2_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\) # 
-- (\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector13~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\);

-- Location: FF_X70_Y32_N25
\dbg_core_inst|dbg_if_inst|periph_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector20~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|periph_addr\(4));

-- Location: LCCOMB_X70_Y32_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector80~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector80~0_combout\);

-- Location: FF_X70_Y32_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector80~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2));

-- Location: LCCOMB_X70_Y32_N12
\dbg_core_inst|dbg_if_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector22~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2),
	combout => \dbg_core_inst|dbg_if_inst|Selector22~0_combout\);

-- Location: FF_X70_Y32_N13
\dbg_core_inst|dbg_if_inst|periph_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector22~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|periph_addr\(2));

-- Location: LCCOMB_X70_Y32_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23_combout\);

-- Location: LCCOMB_X70_Y32_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector79~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) $ (((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~23_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector79~0_combout\);

-- Location: FF_X70_Y32_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector79~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3));

-- Location: LCCOMB_X70_Y32_N30
\dbg_core_inst|dbg_if_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector21~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3),
	combout => \dbg_core_inst|dbg_if_inst|Selector21~0_combout\);

-- Location: FF_X70_Y32_N31
\dbg_core_inst|dbg_if_inst|periph_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector21~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|periph_addr\(3));

-- Location: LCCOMB_X69_Y30_N16
\dbg_core_inst|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|Equal11~0_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & !\dbg_core_inst|dbg_if_inst|periph_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|Equal11~0_combout\);

-- Location: LCCOMB_X70_Y30_N0
\dbg_core_inst|keys_inst|periph_out_width~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out_width~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & \dbg_core_inst|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|Equal11~0_combout\,
	combout => \dbg_core_inst|keys_inst|periph_out_width~0_combout\);

-- Location: FF_X70_Y30_N1
\dbg_core_inst|keys_inst|periph_out_width[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|periph_out_width~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|periph_out_width\(2));

-- Location: LCCOMB_X70_Y32_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector81~0_combout\ = \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) $ (((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector81~0_combout\);

-- Location: FF_X70_Y32_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector81~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1));

-- Location: LCCOMB_X70_Y32_N26
\dbg_core_inst|dbg_if_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector23~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1),
	combout => \dbg_core_inst|dbg_if_inst|Selector23~0_combout\);

-- Location: FF_X70_Y32_N27
\dbg_core_inst|dbg_if_inst|periph_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|periph_addr\(1));

-- Location: LCCOMB_X69_Y30_N28
\dbg_core_inst|periph_gc_ctrl_emulator_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & !\dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\);

-- Location: LCCOMB_X73_Y29_N24
\dbg_core_inst|periph_gc_ctrl_emulator_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\);

-- Location: FF_X73_Y29_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\);

-- Location: LCCOMB_X69_Y30_N30
\dbg_core_inst|uart_emulator_inst|periph_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & \dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\);

-- Location: LCCOMB_X70_Y32_N0
\dbg_core_inst|dbg_if_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector24~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0) & \dbg_core_inst|dbg_if_inst|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0),
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector24~0_combout\);

-- Location: FF_X70_Y32_N1
\dbg_core_inst|dbg_if_inst|periph_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector24~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|periph_addr[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|periph_addr\(0));

-- Location: LCCOMB_X68_Y30_N0
\dbg_core_inst|uart_emulator_inst|rx_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_rd~2_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & !\dbg_core_inst|dbg_if_inst|periph_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_rd~2_combout\);

-- Location: FF_X68_Y30_N1
\dbg_core_inst|uart_emulator_inst|rx_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_rd~2_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_rd~q\);

-- Location: LCCOMB_X62_Y32_N0
\dbg_core_inst|uart_emulator_inst|rx_rd_last~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_rd_last~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & \dbg_core_inst|uart_emulator_inst|rx_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_rd_last~0_combout\);

-- Location: FF_X62_Y32_N1
\dbg_core_inst|uart_emulator_inst|rx_rd_last\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_rd_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\);

-- Location: LCCOMB_X68_Y30_N16
\dbg_core_inst|periph_ledr_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_ledr_rd~2_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|periph_ledr_rd~2_combout\);

-- Location: LCCOMB_X68_Y30_N14
\dbg_core_inst|uart_emulator_inst|periph_out_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\) # ((!\dbg_core_inst|periph_ledr_rd~2_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|periph_ledr_rd~2_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\);

-- Location: FF_X68_Y30_N15
\dbg_core_inst|uart_emulator_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out_valid~q\);

-- Location: LCCOMB_X69_Y30_N0
\dbg_core_inst|periph_ledg_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_ledg_rd~0_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & !\dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|periph_ledg_rd~0_combout\);

-- Location: LCCOMB_X68_Y29_N0
\dbg_core_inst|periph_hex_segments_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_hex_segments_rd~2_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|periph_hex_segments_rd~2_combout\);

-- Location: FF_X68_Y29_N1
\dbg_core_inst|hex_segments_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|periph_hex_segments_rd~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out_valid~q\);

-- Location: LCCOMB_X68_Y29_N2
\dbg_core_inst|response_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_valid~1_combout\ = (\dbg_core_inst|keys_inst|periph_out_width\(2)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\) # ((\dbg_core_inst|uart_emulator_inst|periph_out_valid~q\) # 
-- (\dbg_core_inst|hex_segments_inst|periph_out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_inst|periph_out_width\(2),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|hex_segments_inst|periph_out_valid~q\,
	combout => \dbg_core_inst|response_valid~1_combout\);

-- Location: LCCOMB_X68_Y29_N26
\dbg_core_inst|periph_snes_ctrl_emulator_rd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_snes_ctrl_emulator_rd~3_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|periph_snes_ctrl_emulator_rd~3_combout\);

-- Location: FF_X68_Y29_N27
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|periph_snes_ctrl_emulator_rd~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\);

-- Location: LCCOMB_X68_Y29_N28
\dbg_core_inst|periph_ledg_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_ledg_rd~1_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|periph_ledg_rd~1_combout\);

-- Location: FF_X68_Y29_N29
\dbg_core_inst|ledg_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|periph_ledg_rd~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out_valid~q\);

-- Location: LCCOMB_X68_Y29_N8
\dbg_core_inst|periph_ledr_rd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_ledr_rd~3_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|periph_ledr_rd~3_combout\);

-- Location: FF_X68_Y29_N9
\dbg_core_inst|ledr_inst|periph_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|periph_ledr_rd~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out_valid~q\);

-- Location: LCCOMB_X69_Y30_N18
\dbg_core_inst|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|Equal9~0_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & \dbg_core_inst|dbg_if_inst|periph_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|Equal9~0_combout\);

-- Location: LCCOMB_X68_Y30_N4
\dbg_core_inst|switches_inst|periph_out_width~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out_width~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|Equal9~0_combout\ & \dbg_core_inst|dbg_if_inst|request_rd_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|Equal9~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	combout => \dbg_core_inst|switches_inst|periph_out_width~0_combout\);

-- Location: FF_X68_Y30_N5
\dbg_core_inst|switches_inst|periph_out_width[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out_width~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out_width\(1));

-- Location: LCCOMB_X68_Y29_N30
\dbg_core_inst|response_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_valid~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\) # ((\dbg_core_inst|ledg_inst|periph_out_valid~q\) # ((\dbg_core_inst|ledr_inst|periph_out_valid~q\) # 
-- (\dbg_core_inst|switches_inst|periph_out_width\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\,
	datab => \dbg_core_inst|ledg_inst|periph_out_valid~q\,
	datac => \dbg_core_inst|ledr_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|switches_inst|periph_out_width\(1),
	combout => \dbg_core_inst|response_valid~0_combout\);

-- Location: LCCOMB_X66_Y29_N0
\dbg_core_inst|response_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_valid~combout\ = (\dbg_core_inst|response_valid~1_combout\) # (\dbg_core_inst|response_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|response_valid~1_combout\,
	datac => \dbg_core_inst|response_valid~0_combout\,
	combout => \dbg_core_inst|response_valid~combout\);

-- Location: LCCOMB_X67_Y30_N12
\dbg_core_inst|dbg_if_inst|timer[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[0]~6_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(0) & (\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|timer\(0) & (!\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ & VCC))
-- \dbg_core_inst|dbg_if_inst|timer[0]~7\ = CARRY((\dbg_core_inst|dbg_if_inst|timer\(0) & !\dbg_core_inst|dbg_if_inst|Selector13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|timer\(0),
	datab => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\,
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|timer[0]~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|timer[0]~7\);

-- Location: LCCOMB_X67_Y30_N4
\dbg_core_inst|dbg_if_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector6~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|timer\(0),
	combout => \dbg_core_inst|dbg_if_inst|Selector6~0_combout\);

-- Location: FF_X67_Y30_N13
\dbg_core_inst|dbg_if_inst|timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[0]~6_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector6~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(0));

-- Location: LCCOMB_X67_Y30_N14
\dbg_core_inst|dbg_if_inst|timer[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[1]~8_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(1) & (!\dbg_core_inst|dbg_if_inst|timer[0]~7\)) # (!\dbg_core_inst|dbg_if_inst|timer\(1) & ((\dbg_core_inst|dbg_if_inst|timer[0]~7\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|timer[1]~9\ = CARRY((!\dbg_core_inst|dbg_if_inst|timer[0]~7\) # (!\dbg_core_inst|dbg_if_inst|timer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|timer\(1),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|timer[0]~7\,
	combout => \dbg_core_inst|dbg_if_inst|timer[1]~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|timer[1]~9\);

-- Location: LCCOMB_X67_Y30_N30
\dbg_core_inst|dbg_if_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector5~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|timer\(1),
	combout => \dbg_core_inst|dbg_if_inst|Selector5~0_combout\);

-- Location: FF_X67_Y30_N15
\dbg_core_inst|dbg_if_inst|timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[1]~8_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector5~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(1));

-- Location: LCCOMB_X67_Y30_N16
\dbg_core_inst|dbg_if_inst|timer[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[2]~10_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(2) & (\dbg_core_inst|dbg_if_inst|timer[1]~9\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|timer\(2) & (!\dbg_core_inst|dbg_if_inst|timer[1]~9\ & VCC))
-- \dbg_core_inst|dbg_if_inst|timer[2]~11\ = CARRY((\dbg_core_inst|dbg_if_inst|timer\(2) & !\dbg_core_inst|dbg_if_inst|timer[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|timer\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|timer[1]~9\,
	combout => \dbg_core_inst|dbg_if_inst|timer[2]~10_combout\,
	cout => \dbg_core_inst|dbg_if_inst|timer[2]~11\);

-- Location: LCCOMB_X67_Y30_N8
\dbg_core_inst|dbg_if_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector4~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|timer\(2),
	combout => \dbg_core_inst|dbg_if_inst|Selector4~0_combout\);

-- Location: FF_X67_Y30_N17
\dbg_core_inst|dbg_if_inst|timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[2]~10_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector4~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(2));

-- Location: LCCOMB_X67_Y30_N18
\dbg_core_inst|dbg_if_inst|timer[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[3]~12_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(3) & (!\dbg_core_inst|dbg_if_inst|timer[2]~11\)) # (!\dbg_core_inst|dbg_if_inst|timer\(3) & ((\dbg_core_inst|dbg_if_inst|timer[2]~11\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|timer[3]~13\ = CARRY((!\dbg_core_inst|dbg_if_inst|timer[2]~11\) # (!\dbg_core_inst|dbg_if_inst|timer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|timer\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|timer[2]~11\,
	combout => \dbg_core_inst|dbg_if_inst|timer[3]~12_combout\,
	cout => \dbg_core_inst|dbg_if_inst|timer[3]~13\);

-- Location: LCCOMB_X67_Y30_N26
\dbg_core_inst|dbg_if_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector3~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|timer\(3),
	combout => \dbg_core_inst|dbg_if_inst|Selector3~0_combout\);

-- Location: FF_X67_Y30_N19
\dbg_core_inst|dbg_if_inst|timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[3]~12_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector3~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(3));

-- Location: LCCOMB_X67_Y30_N0
\dbg_core_inst|dbg_if_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|LessThan1~0_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(0) & (\dbg_core_inst|dbg_if_inst|timer\(3) & (\dbg_core_inst|dbg_if_inst|timer\(1) & \dbg_core_inst|dbg_if_inst|timer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|timer\(0),
	datab => \dbg_core_inst|dbg_if_inst|timer\(3),
	datac => \dbg_core_inst|dbg_if_inst|timer\(1),
	datad => \dbg_core_inst|dbg_if_inst|timer\(2),
	combout => \dbg_core_inst|dbg_if_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X67_Y30_N20
\dbg_core_inst|dbg_if_inst|timer[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[4]~14_combout\ = (\dbg_core_inst|dbg_if_inst|timer\(4) & (\dbg_core_inst|dbg_if_inst|timer[3]~13\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|timer\(4) & (!\dbg_core_inst|dbg_if_inst|timer[3]~13\ & VCC))
-- \dbg_core_inst|dbg_if_inst|timer[4]~15\ = CARRY((\dbg_core_inst|dbg_if_inst|timer\(4) & !\dbg_core_inst|dbg_if_inst|timer[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|timer\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|timer[3]~13\,
	combout => \dbg_core_inst|dbg_if_inst|timer[4]~14_combout\,
	cout => \dbg_core_inst|dbg_if_inst|timer[4]~15\);

-- Location: LCCOMB_X67_Y30_N24
\dbg_core_inst|dbg_if_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector2~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|timer\(4),
	combout => \dbg_core_inst|dbg_if_inst|Selector2~0_combout\);

-- Location: FF_X67_Y30_N21
\dbg_core_inst|dbg_if_inst|timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[4]~14_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector2~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(4));

-- Location: LCCOMB_X67_Y30_N22
\dbg_core_inst|dbg_if_inst|timer[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|timer[5]~16_combout\ = \dbg_core_inst|dbg_if_inst|timer\(5) $ (\dbg_core_inst|dbg_if_inst|timer[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|timer\(5),
	cin => \dbg_core_inst|dbg_if_inst|timer[4]~15\,
	combout => \dbg_core_inst|dbg_if_inst|timer[5]~16_combout\);

-- Location: LCCOMB_X67_Y30_N10
\dbg_core_inst|dbg_if_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector1~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|timer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|timer\(5),
	combout => \dbg_core_inst|dbg_if_inst|Selector1~0_combout\);

-- Location: FF_X67_Y30_N23
\dbg_core_inst|dbg_if_inst|timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|timer[5]~16_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|Selector1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_OP_WRITE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|timer\(5));

-- Location: LCCOMB_X67_Y30_N2
\dbg_core_inst|dbg_if_inst|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~6_combout\ = (\dbg_core_inst|response_valid~combout\) # ((\dbg_core_inst|dbg_if_inst|LessThan1~0_combout\ & (\dbg_core_inst|dbg_if_inst|timer\(5) & \dbg_core_inst|dbg_if_inst|timer\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_valid~combout\,
	datab => \dbg_core_inst|dbg_if_inst|LessThan1~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|timer\(5),
	datad => \dbg_core_inst|dbg_if_inst|timer\(4),
	combout => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\);

-- Location: LCCOMB_X69_Y31_N18
\dbg_core_inst|dbg_if_inst|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~7_combout\ = (\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ & \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~7_combout\);

-- Location: LCCOMB_X69_Y31_N12
\dbg_core_inst|dbg_if_inst|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector10~1_combout\ = (!\dbg_core_inst|dbg_if_inst|Selector13~7_combout\ & ((\dbg_core_inst|dbg_if_inst|Selector10~0_combout\) # ((!\dbg_core_inst|dbg_if_inst|Selector18~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector10~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector18~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector13~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector10~1_combout\);

-- Location: FF_X69_Y31_N13
\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector10~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\);

-- Location: LCCOMB_X69_Y32_N30
\dbg_core_inst|dbg_if_inst|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\) # ((\dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\) # 
-- (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_OP_GET_ADDRESS~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~4_combout\);

-- Location: LCCOMB_X69_Y33_N26
\dbg_core_inst|dbg_if_inst|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector18~2_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector18~2_combout\);

-- Location: LCCOMB_X69_Y33_N28
\dbg_core_inst|dbg_if_inst|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector18~3_combout\ = (\dbg_core_inst|dbg_if_inst|Selector18~2_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|dbg_if_inst|Selector18~2_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|Selector18~3_combout\);

-- Location: LCCOMB_X69_Y31_N30
\dbg_core_inst|dbg_if_inst|Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector18~4_combout\ = (!\dbg_core_inst|dbg_if_inst|Selector13~7_combout\ & ((\dbg_core_inst|dbg_if_inst|Selector18~3_combout\) # ((!\dbg_core_inst|dbg_if_inst|Selector18~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector18~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector18~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector13~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector18~4_combout\);

-- Location: FF_X69_Y31_N31
\dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector18~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\);

-- Location: LCCOMB_X69_Y33_N22
\dbg_core_inst|dbg_if_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux12~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) $ (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|Mux12~0_combout\);

-- Location: LCCOMB_X69_Y33_N24
\dbg_core_inst|dbg_if_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector19~0_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4)) # 
-- ((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\)))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (((!\dbg_core_inst|dbg_if_inst|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_core_inst|dbg_if_inst|Mux12~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	combout => \dbg_core_inst|dbg_if_inst|Selector19~0_combout\);

-- Location: LCCOMB_X70_Y33_N12
\dbg_core_inst|dbg_if_inst|Selector13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~10_combout\ = (!\dbg_core_inst|response_valid~1_combout\ & (\dbg_core_inst|dbg_if_inst|Selector13~6_combout\ & (\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\ & !\dbg_core_inst|response_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_valid~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	datad => \dbg_core_inst|response_valid~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~10_combout\);

-- Location: FF_X70_Y33_N13
\dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector13~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\);

-- Location: LCCOMB_X69_Y33_N2
\dbg_core_inst|dbg_if_inst|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector19~1_combout\ = (\dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\) # ((\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & ((\dbg_core_inst|dbg_if_inst|Selector19~0_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector19~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector19~1_combout\);

-- Location: FF_X69_Y33_N3
\dbg_core_inst|dbg_if_inst|str_writer_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector19~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_start~q\);

-- Location: LCCOMB_X62_Y33_N22
\dbg_core_inst|dbg_if_inst|str_writer_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector0~0_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_start~q\) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_start~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector0~0_combout\);

-- Location: FF_X62_Y33_N23
\dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector0~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\);

-- Location: LCCOMB_X66_Y33_N14
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~5_combout\ = \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\ = CARRY(\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~5_combout\,
	cout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\);

-- Location: LCCOMB_X54_Y37_N4
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\ = !\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\);

-- Location: FF_X54_Y37_N1
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2));

-- Location: LCCOMB_X54_Y37_N0
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2) $ (((\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) & 
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\);

-- Location: LCCOMB_X55_Y37_N22
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\ = !\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\);

-- Location: LCCOMB_X70_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ $ (\dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\);

-- Location: LCCOMB_X67_Y34_N10
\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) $ (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0_combout\);

-- Location: LCCOMB_X67_Y34_N4
\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1_combout\);

-- Location: LCCOMB_X67_Y34_N30
\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\ & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0_combout\)) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\);

-- Location: LCCOMB_X70_Y33_N16
\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~4_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ $ (!\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\ & (((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~4_combout\);

-- Location: FF_X70_Y33_N17
\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\);

-- Location: LCCOMB_X70_Y33_N22
\dbg_core_inst|dbg_if_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector41~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\ & !\dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[0][4]~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector41~0_combout\);

-- Location: FF_X70_Y33_N23
\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector41~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\);

-- Location: LCCOMB_X66_Y33_N18
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~9_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\ & VCC))
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\ = CARRY((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~9_combout\,
	cout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\);

-- Location: LCCOMB_X66_Y33_N20
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~12_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~13\ = CARRY((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~10\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~12_combout\,
	cout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~13\);

-- Location: FF_X66_Y33_N21
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~12_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3));

-- Location: LCCOMB_X67_Y33_N14
\dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3_combout\);

-- Location: LCCOMB_X66_Y33_N22
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]~14_combout\ = \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) $ (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	cin => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[3]~13\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]~14_combout\);

-- Location: FF_X66_Y33_N23
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[4]~14_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4));

-- Location: LCCOMB_X66_Y33_N30
\dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\);

-- Location: LCCOMB_X62_Y33_N24
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~2_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~2_combout\);

-- Location: FF_X62_Y33_N25
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\);

-- Location: LCCOMB_X53_Y32_N26
\dbg_core_inst|dbg_if_inst|enum_start~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enum_start~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|dbg_if_inst|enum_start~0feeder_combout\);

-- Location: FF_X53_Y32_N27
\dbg_core_inst|dbg_if_inst|enum_start~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enum_start~0feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enum_start~0_q\);

-- Location: LCCOMB_X67_Y34_N0
\dbg_core_inst|dbg_if_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux22~0_combout\ = (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & ((\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & !\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|Mux22~0_combout\);

-- Location: LCCOMB_X67_Y34_N8
\dbg_core_inst|dbg_if_inst|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux22~1_combout\ = (\dbg_core_inst|dbg_if_inst|Mux22~0_combout\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|Mux22~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Mux22~1_combout\);

-- Location: FF_X67_Y34_N9
\dbg_core_inst|dbg_if_inst|enum_start~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enum_start~1_q\);

-- Location: FF_X53_Y32_N5
\dbg_core_inst|dbg_if_inst|enum_start~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enum_start~2_q\);

-- Location: LCCOMB_X53_Y32_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\ = (\dbg_core_inst|dbg_if_inst|enum_start~0_q\ & (\dbg_core_inst|dbg_if_inst|enum_start~1_q\ & (\dbg_core_inst|dbg_if_inst|enum_start~2_q\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enum_start~0_q\,
	datab => \dbg_core_inst|dbg_if_inst|enum_start~1_q\,
	datac => \dbg_core_inst|dbg_if_inst|enum_start~2_q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\);

-- Location: LCCOMB_X52_Y32_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\ & 
-- !\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\);

-- Location: LCCOMB_X52_Y32_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector0~0_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector0~0_combout\);

-- Location: FF_X52_Y32_N9
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\);

-- Location: LCCOMB_X47_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (VCC)
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\ = CARRY(\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => VCC,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\);

-- Location: LCCOMB_X48_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector14~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector14~0_combout\);

-- Location: LCCOMB_X69_Y33_N8
\dbg_core_inst|dbg_if_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux23~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~2_combout\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Mux23~0_combout\);

-- Location: FF_X69_Y33_N9
\dbg_core_inst|dbg_if_inst|enum_action\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Mux23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_state.READ_COMMAND~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enum_action~q\);

-- Location: LCCOMB_X52_Y32_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector2~0_combout\ = (\dbg_core_inst|dbg_if_inst|enum_action~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enum_action~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector2~0_combout\);

-- Location: LCCOMB_X52_Y32_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~3_combout\ = (!\dbg_core_inst|dbg_if_inst|enum_action~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enum_action~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~3_combout\);

-- Location: FF_X52_Y32_N7
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\);

-- Location: LCCOMB_X47_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\ = CARRY((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\);

-- Location: LCCOMB_X47_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\ & VCC))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\ = CARRY((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~7\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\);

-- Location: LCCOMB_X49_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector10~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector10~0_combout\);

-- Location: FF_X49_Y36_N5
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector10~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4));

-- Location: LCCOMB_X47_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\ = CARRY((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~9\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\);

-- Location: LCCOMB_X46_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector9~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector9~0_combout\);

-- Location: FF_X46_Y37_N1
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector9~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5));

-- Location: LCCOMB_X47_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\ & VCC))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\ = CARRY((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~11\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\);

-- Location: LCCOMB_X47_Y38_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector8~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector8~0_combout\);

-- Location: FF_X47_Y38_N17
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector8~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6));

-- Location: LCCOMB_X47_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\ = CARRY((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~13\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\);

-- Location: LCCOMB_X53_Y32_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector7~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~14_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector7~0_combout\);

-- Location: FF_X53_Y32_N25
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector7~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7));

-- Location: LCCOMB_X47_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\ & VCC))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~17\ = CARRY((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~15\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~17\);

-- Location: LCCOMB_X46_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector6~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~16_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector6~0_combout\);

-- Location: FF_X46_Y37_N21
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector6~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8));

-- Location: LCCOMB_X47_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\);

-- Location: LCCOMB_X48_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~17\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~17\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18_combout\);

-- Location: LCCOMB_X46_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector5~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~18_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector5~0_combout\);

-- Location: FF_X46_Y37_N19
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector5~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9));

-- Location: LCCOMB_X52_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y32_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\);

-- Location: LCCOMB_X52_Y32_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1_combout\);

-- Location: LCCOMB_X52_Y32_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2_combout\);

-- Location: FF_X52_Y32_N13
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector2~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\);

-- Location: LCCOMB_X52_Y32_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\) # 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1_combout\);

-- Location: LCCOMB_X52_Y32_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3_combout\);

-- Location: LCCOMB_X52_Y32_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3_combout\) # 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~3_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0_combout\);

-- Location: LCCOMB_X52_Y32_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\);

-- Location: FF_X48_Y35_N1
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector14~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0));

-- Location: LCCOMB_X47_Y36_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\ = CARRY((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~1\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\);

-- Location: LCCOMB_X49_Y38_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector13~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector13~0_combout\);

-- Location: FF_X49_Y38_N19
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector13~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1));

-- Location: LCCOMB_X47_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\ $ (GND))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\ & VCC))
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\ = CARRY((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~3\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	cout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~5\);

-- Location: LCCOMB_X49_Y38_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector12~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector12~0_combout\);

-- Location: FF_X49_Y38_N17
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector12~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2));

-- Location: LCCOMB_X49_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector11~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector11~0_combout\);

-- Location: FF_X49_Y36_N7
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector11~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3));

-- Location: LCCOMB_X46_Y38_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\);

-- Location: LCCOMB_X45_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\);

-- Location: LCCOMB_X52_Y32_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\);

-- Location: LCCOMB_X52_Y32_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector1~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\);

-- Location: LCCOMB_X52_Y32_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\ $ 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\ & !\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0_combout\);

-- Location: LCCOMB_X52_Y32_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~1_combout\);

-- Location: FF_X52_Y32_N1
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector3~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\);

-- Location: LCCOMB_X52_Y32_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~3_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~3_combout\);

-- Location: FF_X52_Y32_N27
\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector4~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\);

-- Location: LCCOMB_X55_Y32_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\);

-- Location: LCCOMB_X66_Y29_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7_combout\);

-- Location: LCCOMB_X68_Y30_N10
\dbg_core_inst|periph_snes_ctrl_emulator_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\);

-- Location: LCCOMB_X68_Y30_N30
\dbg_core_inst|uart_emulator_inst|periph_out_width~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out_width~1_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\) # ((\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & 
-- !\dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out_width~1_combout\);

-- Location: FF_X68_Y30_N31
\dbg_core_inst|uart_emulator_inst|periph_out_width[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out_width~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out_width\(3));

-- Location: LCCOMB_X68_Y29_N16
\dbg_core_inst|response_width~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_width~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\) # ((\dbg_core_inst|ledg_inst|periph_out_valid~q\) # (\dbg_core_inst|uart_emulator_inst|periph_out_width\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\,
	datab => \dbg_core_inst|ledg_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out_width\(3),
	combout => \dbg_core_inst|response_width~0_combout\);

-- Location: LCCOMB_X68_Y30_N12
\dbg_core_inst|uart_emulator_inst|periph_out_width~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out_width~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ & (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & 
-- !\dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out_width~0_combout\);

-- Location: FF_X68_Y30_N13
\dbg_core_inst|uart_emulator_inst|periph_out_width[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out_width~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out_width\(0));

-- Location: LCCOMB_X68_Y29_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|periph_out_width\(0) & (!\dbg_core_inst|ledg_inst|periph_out_valid~q\ & (!\dbg_core_inst|ledr_inst|periph_out_valid~q\ & 
-- !\dbg_core_inst|switches_inst|periph_out_width\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out_width\(0),
	datab => \dbg_core_inst|ledg_inst|periph_out_valid~q\,
	datac => \dbg_core_inst|ledr_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|switches_inst|periph_out_width\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\);

-- Location: LCCOMB_X68_Y30_N8
\dbg_core_inst|uart_emulator_inst|periph_out_width~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out_width~2_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ & (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & 
-- \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|periph_snes_ctrl_emulator_rd~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out_width~2_combout\);

-- Location: FF_X68_Y30_N9
\dbg_core_inst|uart_emulator_inst|periph_out_width[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out_width~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out_width\(2));

-- Location: LCCOMB_X68_Y29_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\ = (!\dbg_core_inst|keys_inst|periph_out_width\(2) & (!\dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\ & !\dbg_core_inst|uart_emulator_inst|periph_out_width\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_inst|periph_out_width\(2),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out_width\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\);

-- Location: LCCOMB_X68_Y29_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (\dbg_core_inst|response_width~0_combout\ $ 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\ & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datab => \dbg_core_inst|response_width~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10_combout\);

-- Location: LCCOMB_X67_Y29_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\ $ (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12_combout\);

-- Location: LCCOMB_X66_Y29_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\);

-- Location: LCCOMB_X66_Y29_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector72~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\ & ((\dbg_core_inst|response_valid~0_combout\) # ((\dbg_core_inst|response_valid~1_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_valid~0_combout\,
	datab => \dbg_core_inst|response_valid~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector72~0_combout\);

-- Location: FF_X66_Y29_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector72~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\);

-- Location: LCCOMB_X67_Y29_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0) & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2_combout\);

-- Location: LCCOMB_X67_Y29_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1))))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (\dbg_core_inst|response_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_valid~combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\);

-- Location: LCCOMB_X67_Y29_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\ = (!\dbg_core_inst|uart_emulator_inst|periph_out_width\(3) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out_width\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\);

-- Location: LCCOMB_X67_Y29_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\))))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~3_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~4_combout\);

-- Location: FF_X67_Y29_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[3]~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3));

-- Location: LCCOMB_X67_Y29_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0) & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1) & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\);

-- Location: LCCOMB_X67_Y29_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\) # (!\dbg_core_inst|response_valid~combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\ & 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\) # (!\dbg_core_inst|response_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\,
	datac => \dbg_core_inst|response_valid~combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\);

-- Location: LCCOMB_X67_Y29_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~13_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~12_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~13_combout\);

-- Location: FF_X67_Y29_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[0]~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0));

-- Location: LCCOMB_X67_Y29_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1) $ 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9_combout\);

-- Location: LCCOMB_X67_Y29_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~11_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~10_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~9_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~11_combout\);

-- Location: FF_X67_Y29_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1));

-- Location: LCCOMB_X67_Y29_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2) $ 
-- (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1) & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5_combout\);

-- Location: LCCOMB_X68_Y29_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\) # 
-- ((\dbg_core_inst|ledr_inst|periph_out_valid~q\) # (\dbg_core_inst|switches_inst|periph_out_width\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|ledr_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|switches_inst|periph_out_width\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6_combout\);

-- Location: LCCOMB_X67_Y29_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~5_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[1]~7_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~8_combout\);

-- Location: FF_X67_Y29_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2));

-- Location: LCCOMB_X67_Y28_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]~3_combout\);

-- Location: LCCOMB_X67_Y28_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\);

-- Location: FF_X67_Y28_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[0]~3_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0));

-- Location: LCCOMB_X67_Y28_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1) $ (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2_combout\);

-- Location: LCCOMB_X67_Y28_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]~2_combout\);

-- Location: FF_X67_Y28_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[1]~2_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1));

-- Location: LCCOMB_X67_Y28_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2) $ (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1)) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1_combout\);

-- Location: LCCOMB_X67_Y28_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~1_combout\);

-- Location: FF_X67_Y28_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~1_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2));

-- Location: LCCOMB_X67_Y28_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3) $ (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2)) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1)) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0_combout\);

-- Location: LCCOMB_X67_Y28_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add1~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]~0_combout\);

-- Location: FF_X67_Y28_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[3]~0_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3));

-- Location: LCCOMB_X67_Y28_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3) & 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1) & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(3),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(1),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\);

-- Location: LCCOMB_X67_Y28_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\);

-- Location: LCCOMB_X66_Y29_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\);

-- Location: LCCOMB_X66_Y29_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\) # (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & 
-- !\dbg_core_inst|response_valid~combout\)) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|response_valid~combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1_combout\);

-- Location: LCCOMB_X66_Y29_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal2~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\);

-- Location: FF_X66_Y29_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	sload => VCC,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\);

-- Location: LCCOMB_X66_Y29_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\);

-- Location: LCCOMB_X66_Y29_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~7_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~3_combout\);

-- Location: FF_X66_Y29_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~3_combout\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\);

-- Location: LCCOMB_X67_Y28_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector74~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|shift_amount[2]~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector74~0_combout\);

-- Location: FF_X67_Y28_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector74~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\);

-- Location: FF_X66_Y29_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	sload => VCC,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\);

-- Location: FF_X66_Y29_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	sload => VCC,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\);

-- Location: LCCOMB_X66_Y29_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector76~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR_DELAY~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector76~0_combout\);

-- Location: FF_X66_Y29_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector76~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\);

-- Location: LCCOMB_X66_Y29_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0_combout\);

-- Location: LCCOMB_X67_Y29_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~feeder_combout\ = \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector91~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~feeder_combout\);

-- Location: FF_X67_Y29_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\);

-- Location: LCCOMB_X55_Y37_N8
\dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\);

-- Location: FF_X55_Y37_N23
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0));

-- Location: LCCOMB_X55_Y37_N12
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) $ (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\);

-- Location: FF_X55_Y37_N13
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1));

-- Location: LCCOMB_X54_Y37_N14
\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1))))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0_combout\);

-- Location: LCCOMB_X55_Y37_N0
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2) $ (((\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\);

-- Location: FF_X55_Y37_N1
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2));

-- Location: LCCOMB_X55_Y37_N10
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3) $ (((\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2) & \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\);

-- Location: FF_X55_Y37_N11
\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3));

-- Location: LCCOMB_X54_Y37_N20
\dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ $ (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y37_N8
\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0_combout\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0_combout\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|Equal0~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1_combout\);

-- Location: LCCOMB_X55_Y37_N14
\dbg_core_inst|dbg_if_inst|tx_wr\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_wr~combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|tx_wr~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_wr~combout\);

-- Location: LCCOMB_X56_Y40_N0
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\ = \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0) $ (VCC)
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\ = CARRY(\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\);

-- Location: LCCOMB_X55_Y40_N2
\dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # 
-- ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\);

-- Location: FF_X56_Y40_N1
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0));

-- Location: LCCOMB_X56_Y40_N2
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1) & ((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\) # (GND)))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ = CARRY((!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\);

-- Location: FF_X56_Y40_N3
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1));

-- Location: LCCOMB_X56_Y40_N4
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ & VCC))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\ = CARRY((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & !\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\);

-- Location: FF_X56_Y40_N5
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2));

-- Location: LCCOMB_X56_Y40_N6
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & ((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\) # (GND)))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ = CARRY((!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\);

-- Location: FF_X56_Y40_N7
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3));

-- Location: LCCOMB_X56_Y40_N28
\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0) & 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & !\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(3),
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y40_N8
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ & VCC))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\ = CARRY((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & !\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\);

-- Location: FF_X56_Y40_N9
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4));

-- Location: LCCOMB_X56_Y40_N10
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5) & ((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\) # (GND)))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ = CARRY((!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\);

-- Location: FF_X56_Y40_N11
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5));

-- Location: LCCOMB_X56_Y40_N12
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ $ (GND))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ & VCC))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\ = CARRY((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & !\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\);

-- Location: FF_X56_Y40_N13
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6));

-- Location: LCCOMB_X56_Y40_N14
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & ((\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\) # (GND)))
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\ = CARRY((!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\,
	cout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\);

-- Location: FF_X56_Y40_N15
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7));

-- Location: LCCOMB_X56_Y40_N30
\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5) & (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & !\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(5),
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(7),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(4),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(6),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y40_N16
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\ = \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\ $ (!\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	cin => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\);

-- Location: FF_X56_Y40_N17
\dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8));

-- Location: LCCOMB_X56_Y40_N24
\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y40_N18
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\ & 
-- !\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\);

-- Location: FF_X56_Y40_N19
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\);

-- Location: LCCOMB_X56_Y40_N26
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ & \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\);

-- Location: FF_X56_Y40_N27
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\);

-- Location: LCCOMB_X55_Y40_N0
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector4~2_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\) # 
-- ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & !\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector4~2_combout\);

-- Location: FF_X55_Y40_N1
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector4~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\);

-- Location: LCCOMB_X55_Y40_N24
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector25~2_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2) $ 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\)))) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector25~2_combout\);

-- Location: FF_X55_Y40_N25
\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector25~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2));

-- Location: LCCOMB_X55_Y40_N8
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ & (!\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2) & 
-- ((!\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\)))) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ & 
-- (((!\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\)) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\);

-- Location: LCCOMB_X55_Y40_N26
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\);

-- Location: FF_X55_Y40_N27
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\);

-- Location: LCCOMB_X55_Y40_N20
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0) & !\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\);

-- Location: FF_X55_Y40_N21
\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0));

-- Location: LCCOMB_X55_Y40_N10
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1) $ 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0))))) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\);

-- Location: FF_X55_Y40_N11
\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1));

-- Location: LCCOMB_X55_Y40_N6
\dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1) & \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(1),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X55_Y40_N28
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\);

-- Location: FF_X55_Y40_N29
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\);

-- Location: LCCOMB_X55_Y40_N18
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- !\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\);

-- Location: FF_X55_Y40_N19
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\);

-- Location: LCCOMB_X55_Y40_N4
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\ & 
-- ((!\dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\);

-- Location: FF_X55_Y40_N5
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\);

-- Location: LCCOMB_X55_Y40_N16
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & (((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\);

-- Location: FF_X55_Y40_N17
\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\);

-- Location: LCCOMB_X55_Y37_N24
\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\ = (\dbg_core_inst|dbg_if_inst|tx_wr~combout\) # ((\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & 
-- ((!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|tx_wr~combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\);

-- Location: FF_X55_Y37_N25
\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\);

-- Location: LCCOMB_X55_Y37_N18
\dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\);

-- Location: FF_X54_Y37_N5
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0));

-- Location: LCCOMB_X54_Y37_N26
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) $ (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\);

-- Location: FF_X54_Y37_N27
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1));

-- Location: LCCOMB_X54_Y37_N2
\dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(3) $ (((\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) & \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(3),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\);

-- Location: FF_X54_Y37_N3
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(3));

-- Location: LCCOMB_X55_Y37_N6
\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ = (\dbg_core_inst|dbg_if_inst|tx_wr~combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(3) $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(3),
	datac => \dbg_core_inst|dbg_if_inst|tx_wr~combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\);

-- Location: LCCOMB_X54_Y37_N24
\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1))))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\);

-- Location: LCCOMB_X55_Y37_N16
\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2) $ 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\);

-- Location: LCCOMB_X55_Y37_N20
\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~3_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\) # 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & !\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\)))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ & 
-- (((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & !\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~3_combout\);

-- Location: FF_X55_Y37_N21
\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_next~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\);

-- Location: LCCOMB_X62_Y33_N6
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\ = ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\);

-- Location: LCCOMB_X62_Y33_N8
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\ & \dbg_core_inst|dbg_if_inst|str_writer_start~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_start~q\,
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\);

-- Location: FF_X66_Y33_N15
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~5_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0));

-- Location: LCCOMB_X66_Y33_N16
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~7_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\) # (GND)))
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\ = CARRY((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => VCC,
	cin => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~6\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~7_combout\,
	cout => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~8\);

-- Location: FF_X66_Y33_N17
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[1]~7_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1));

-- Location: FF_X66_Y33_N19
\dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[2]~9_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|str_writer_inst|ALT_INV_state.WRITE_CHAR~q\,
	ena => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2));

-- Location: LCCOMB_X66_Y33_N24
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\);

-- Location: LCCOMB_X65_Y33_N22
\dbg_core_inst|dbg_if_inst|str_writer_inst|state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|state~8_combout\ = (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|state~8_combout\);

-- Location: LCCOMB_X62_Y33_N10
\dbg_core_inst|dbg_if_inst|str_writer_inst|state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|state~8_combout\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|state~8_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Equal1~15_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\);

-- Location: LCCOMB_X62_Y33_N28
\dbg_core_inst|dbg_if_inst|str_writer_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector1~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\ & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_start~q\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_start~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector1~0_combout\);

-- Location: FF_X62_Y33_N29
\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector1~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\);

-- Location: LCCOMB_X62_Y33_N4
\dbg_core_inst|dbg_if_inst|str_writer_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector2~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & !\dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|state~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector2~0_combout\);

-- Location: FF_X62_Y33_N5
\dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|Selector2~0_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE~q\);

-- Location: FF_X62_Y33_N17
\dbg_core_inst|dbg_if_inst|str_writer_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.COMPLETE~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\);

-- Location: LCCOMB_X69_Y31_N22
\dbg_core_inst|dbg_if_inst|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector19~2_combout\ = (\dbg_core_inst|dbg_if_inst|Selector19~1_combout\) # ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector19~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector19~2_combout\);

-- Location: FF_X69_Y31_N23
\dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector19~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\);

-- Location: LCCOMB_X69_Y31_N2
\dbg_core_inst|dbg_if_inst|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~3_combout\ = (\dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\ & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\)))) # (!\dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\ & 
-- (\dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~3_combout\);

-- Location: FF_X69_Y31_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\);

-- Location: LCCOMB_X69_Y31_N14
\dbg_core_inst|dbg_if_inst|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~8_combout\ = (\dbg_core_inst|dbg_if_inst|Selector13~5_combout\ & (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & (!\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & !\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector13~5_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~8_combout\);

-- Location: LCCOMB_X69_Y33_N14
\dbg_core_inst|dbg_if_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Mux0~0_combout\ = (((!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\) # (!\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|current_length[0]~8_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Mux0~0_combout\);

-- Location: LCCOMB_X70_Y33_N6
\dbg_core_inst|dbg_if_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector12~0_combout\ = (!\dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\ & (!\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & !\dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.RESPONSE_TIMEOUT~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector12~0_combout\);

-- Location: LCCOMB_X70_Y33_N0
\dbg_core_inst|dbg_if_inst|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector12~1_combout\ = (\dbg_core_inst|dbg_if_inst|Selector12~0_combout\ & ((!\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\) # (!\dbg_core_inst|dbg_if_inst|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Mux0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector12~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector12~1_combout\);

-- Location: LCCOMB_X69_Y31_N28
\dbg_core_inst|dbg_if_inst|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector12~2_combout\ = (\dbg_core_inst|dbg_if_inst|Selector12~1_combout\ & (\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\ & ((\dbg_core_inst|dbg_if_inst|state.IDLE~q\) # 
-- (!\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector12~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector12~2_combout\);

-- Location: LCCOMB_X69_Y31_N20
\dbg_core_inst|dbg_if_inst|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector12~3_combout\ = (\dbg_core_inst|dbg_if_inst|Selector13~7_combout\ & (\dbg_core_inst|response_valid~combout\)) # (!\dbg_core_inst|dbg_if_inst|Selector13~7_combout\ & (((!\dbg_core_inst|dbg_if_inst|Selector13~8_combout\ & 
-- \dbg_core_inst|dbg_if_inst|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_valid~combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector13~7_combout\,
	datac => \dbg_core_inst|dbg_if_inst|Selector13~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|Selector12~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector12~3_combout\);

-- Location: FF_X69_Y31_N21
\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector12~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\);

-- Location: LCCOMB_X69_Y31_N26
\dbg_core_inst|dbg_if_inst|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector13~5_combout\ = (\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\)))) # (!\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\ & 
-- ((\dbg_core_inst|dbg_if_inst|Selector13~4_combout\) # ((\dbg_core_inst|dbg_if_inst|Selector13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector13~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector13~3_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector13~5_combout\);

-- Location: LCCOMB_X69_Y31_N4
\dbg_core_inst|dbg_if_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector18~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & (\dbg_core_inst|dbg_if_inst|Selector13~5_combout\)) # (!\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & 
-- ((\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector13~5_combout\,
	datab => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector18~0_combout\);

-- Location: LCCOMB_X69_Y31_N16
\dbg_core_inst|dbg_if_inst|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector18~1_combout\ = ((!\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & (\dbg_core_inst|dbg_if_inst|Selector18~0_combout\ & !\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\))) # 
-- (!\dbg_core_inst|dbg_if_inst|Selector12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datab => \dbg_core_inst|dbg_if_inst|Selector18~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|Selector12~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector18~1_combout\);

-- Location: LCCOMB_X69_Y33_N20
\dbg_core_inst|dbg_if_inst|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector14~1_combout\ = (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (\dbg_core_inst|dbg_if_inst|Selector14~0_combout\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|dbg_if_inst|Selector14~0_combout\,
	datac => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|Selector14~1_combout\);

-- Location: LCCOMB_X69_Y31_N10
\dbg_core_inst|dbg_if_inst|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector14~2_combout\ = (!\dbg_core_inst|dbg_if_inst|Selector13~7_combout\ & ((\dbg_core_inst|dbg_if_inst|Selector14~1_combout\) # ((!\dbg_core_inst|dbg_if_inst|Selector18~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|Selector18~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|Selector13~7_combout\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector14~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector14~2_combout\);

-- Location: FF_X69_Y31_N11
\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector14~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\);

-- Location: LCCOMB_X69_Y32_N0
\dbg_core_inst|dbg_if_inst|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector25~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\) # ((\dbg_core_inst|dbg_if_inst|Mux13~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|Selector25~0_combout\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|Mux13~0_combout\ & (\dbg_core_inst|dbg_if_inst|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|Mux13~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|Selector25~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector25~1_combout\);

-- Location: FF_X69_Y32_N1
\dbg_core_inst|dbg_if_inst|hex_reader_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector25~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|hex_reader_start~q\);

-- Location: LCCOMB_X68_Y34_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector7~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\);

-- Location: LCCOMB_X68_Y34_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~3_combout\ = (\dbg_core_inst|dbg_if_inst|hex_reader_start~q\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\ & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\))) # (!\dbg_core_inst|dbg_if_inst|hex_reader_start~q\ & 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|hex_reader_start~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.IDLE~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~3_combout\);

-- Location: FF_X68_Y34_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\);

-- Location: LCCOMB_X68_Y34_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state~22_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0_combout\);

-- Location: LCCOMB_X68_Y34_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0_combout\) # (((!\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~1_combout\);

-- Location: FF_X68_Y34_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\);

-- Location: LCCOMB_X63_Y34_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\ & \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.READ_CHAR~q\,
	datad => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~0_combout\);

-- Location: FF_X63_Y34_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\);

-- Location: FF_X68_Y34_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|rx_rd~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\);

-- Location: LCCOMB_X68_Y34_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector4~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\ & 
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|expect_leading_space~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|process_0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector4~0_combout\);

-- Location: FF_X68_Y34_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector4~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\);

-- Location: LCCOMB_X69_Y34_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector6~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.CHECK_LENGTH~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|LessThan11~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector6~0_combout\);

-- Location: FF_X69_Y34_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector6~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE~q\);

-- Location: FF_X69_Y32_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.COMPLETE_DONE~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\);

-- Location: LCCOMB_X69_Y32_N16
\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & 
-- (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_ADDRESS~q\,
	combout => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~0_combout\);

-- Location: FF_X69_Y32_N17
\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\);

-- Location: LCCOMB_X69_Y32_N26
\dbg_core_inst|dbg_if_inst|request_out[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out[28]~1_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out[28]~1_combout\);

-- Location: FF_X69_Y32_N27
\dbg_core_inst|dbg_if_inst|request_wr_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out[28]~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\);

-- Location: LCCOMB_X69_Y31_N8
\dbg_core_inst|dbg_if_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector7~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\ & ((\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\) # ((\dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\ & (((\dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE_DONE_WAIT~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WAIT_ENUMERATION~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.COMPLETE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector7~1_combout\);

-- Location: LCCOMB_X69_Y31_N24
\dbg_core_inst|dbg_if_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector7~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\) # ((!\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & 
-- !\dbg_core_inst|dbg_if_inst|state.IDLE~q\)))) # (!\dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\ & (!\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & ((!\dbg_core_inst|dbg_if_inst|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WAIT_PRINT_STR~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|Selector7~0_combout\);

-- Location: LCCOMB_X69_Y31_N0
\dbg_core_inst|dbg_if_inst|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector7~2_combout\ = (!\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & (!\dbg_core_inst|dbg_if_inst|Selector7~1_combout\ & !\dbg_core_inst|dbg_if_inst|Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|Selector7~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|Selector7~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector7~2_combout\);

-- Location: FF_X69_Y31_N1
\dbg_core_inst|dbg_if_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector7~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.IDLE~q\);

-- Location: LCCOMB_X70_Y33_N18
\dbg_core_inst|dbg_if_inst|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector8~2_combout\ = (!\dbg_core_inst|dbg_if_inst|state.IDLE~q\ & (\dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\ & ((!\dbg_core_inst|dbg_if_inst|Selector13~6_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.IDLE~q\,
	datab => \dbg_core_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_OP_WRITE~q\,
	datad => \dbg_core_inst|dbg_if_inst|Selector13~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector8~2_combout\);

-- Location: FF_X70_Y33_N19
\dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector8~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\);

-- Location: LCCOMB_X70_Y33_N28
\dbg_core_inst|dbg_if_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|Selector9~0_combout\ = (\dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\) # ((\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & !\dbg_core_inst|dbg_if_inst|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WAIT_READ_COMMAND~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datad => \dbg_core_inst|dbg_if_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|Selector9~0_combout\);

-- Location: FF_X70_Y33_N29
\dbg_core_inst|dbg_if_inst|state.READ_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|Selector9~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\);

-- Location: LCCOMB_X70_Y33_N10
\dbg_core_inst|dbg_if_inst|re_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|re_reset~0_combout\ = (\dbg_core_inst|dbg_if_inst|re_reset~q\) # ((\dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\ & !\dbg_core_inst|dbg_if_inst|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.READ_COMMAND~q\,
	datac => \dbg_core_inst|dbg_if_inst|re_reset~q\,
	datad => \dbg_core_inst|dbg_if_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|re_reset~0_combout\);

-- Location: FF_X70_Y33_N11
\dbg_core_inst|dbg_if_inst|re_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|re_reset~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|re_reset~q\);

-- Location: LCCOMB_X70_Y33_N24
\dbg_core_inst|dbg_if_inst|res_clk_cnt[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|res_clk_cnt[1]~2_combout\ = (\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0) & (((\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2) & !\dbg_core_inst|dbg_if_inst|re_reset~q\)) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0) & (((\dbg_core_inst|dbg_if_inst|res_clk_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(0),
	datab => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(2),
	datac => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1),
	datad => \dbg_core_inst|dbg_if_inst|re_reset~q\,
	combout => \dbg_core_inst|dbg_if_inst|res_clk_cnt[1]~2_combout\);

-- Location: FF_X70_Y33_N25
\dbg_core_inst|dbg_if_inst|res_clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|res_clk_cnt[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1));

-- Location: LCCOMB_X70_Y33_N30
\dbg_core_inst|dbg_if_inst|res_clk_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|res_clk_cnt[0]~1_combout\ = ((!\dbg_core_inst|dbg_if_inst|re_reset~q\ & (\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2) & \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1)))) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|re_reset~q\,
	datab => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(2),
	datac => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(0),
	datad => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1),
	combout => \dbg_core_inst|dbg_if_inst|res_clk_cnt[0]~1_combout\);

-- Location: FF_X70_Y33_N31
\dbg_core_inst|dbg_if_inst|res_clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|res_clk_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(0));

-- Location: LCCOMB_X70_Y33_N20
\dbg_core_inst|dbg_if_inst|res_clk_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|res_clk_cnt[2]~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0) & ((\dbg_core_inst|dbg_if_inst|res_clk_cnt\(1) & ((!\dbg_core_inst|dbg_if_inst|re_reset~q\) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(1) & (\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2))))) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0) & (((\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(0),
	datab => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1),
	datac => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(2),
	datad => \dbg_core_inst|dbg_if_inst|re_reset~q\,
	combout => \dbg_core_inst|dbg_if_inst|res_clk_cnt[2]~0_combout\);

-- Location: FF_X70_Y33_N21
\dbg_core_inst|dbg_if_inst|res_clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|res_clk_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(2));

-- Location: LCCOMB_X70_Y33_N2
\dbg_core_inst|dbg_if_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|LessThan0~0_combout\ = ((!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(1)) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(0))) # (!\dbg_core_inst|dbg_if_inst|res_clk_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(2),
	datac => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(0),
	datad => \dbg_core_inst|dbg_if_inst|res_clk_cnt\(1),
	combout => \dbg_core_inst|dbg_if_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X70_Y33_N8
\dbg_core_inst|dbg_if_inst|res_n_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|res_n_int~0_combout\ = (!\dbg_core_inst|dbg_if_inst|LessThan0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\) # (!\dbg_core_inst|dbg_if_inst|re_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|LessThan0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|re_reset~q\,
	combout => \dbg_core_inst|dbg_if_inst|res_n_int~0_combout\);

-- Location: FF_X70_Y33_N9
\dbg_core_inst|dbg_if_inst|res_n_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|res_n_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|res_n_int~q\);

-- Location: CLKCTRL_G15
\dbg_core_inst|dbg_if_inst|res_n_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\);

-- Location: LCCOMB_X65_Y26_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0) $ (VCC)
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\ = CARRY(\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\);

-- Location: LCCOMB_X65_Y26_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y26_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\);

-- Location: LCCOMB_X65_Y26_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\);

-- Location: IOIBUF_X60_Y0_N15
\dbg_core_inst|emulated_gc_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_emulated_gc_data,
	o => \dbg_core_inst|emulated_gc_data~input_o\);

-- Location: FF_X66_Y26_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|emulated_gc_data~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(1));

-- Location: FF_X67_Y26_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2));

-- Location: FF_X67_Y26_N3
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	sload => VCC,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\);

-- Location: LCCOMB_X67_Y26_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2) & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\);

-- Location: LCCOMB_X65_Y26_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\);

-- Location: LCCOMB_X67_Y26_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64) & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\);

-- Location: LCCOMB_X66_Y26_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4_combout\);

-- Location: LCCOMB_X68_Y26_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\);

-- Location: FF_X68_Y26_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(0));

-- Location: LCCOMB_X68_Y26_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\);

-- Location: FF_X68_Y26_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(1));

-- Location: FF_X68_Y26_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(1),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(2));

-- Location: LCCOMB_X68_Y26_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]~feeder_combout\);

-- Location: FF_X68_Y26_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[3]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(3));

-- Location: FF_X68_Y26_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(3),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(4));

-- Location: FF_X68_Y26_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(4),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(5));

-- Location: FF_X68_Y26_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(5),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(6));

-- Location: LCCOMB_X68_Y26_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\);

-- Location: FF_X68_Y26_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(7));

-- Location: LCCOMB_X68_Y26_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]~feeder_combout\);

-- Location: FF_X68_Y26_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[8]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(8));

-- Location: LCCOMB_X68_Y26_N10
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(8) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(7) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(5) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(8),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(7),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(5),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\);

-- Location: LCCOMB_X67_Y26_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\);

-- Location: LCCOMB_X67_Y26_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\ & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~2_combout\);

-- Location: FF_X67_Y26_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\);

-- Location: LCCOMB_X68_Y26_N30
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(2) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(3) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(4) & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(2),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(3),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(4),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\);

-- Location: LCCOMB_X68_Y26_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(8),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\);

-- Location: FF_X68_Y26_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(9));

-- Location: LCCOMB_X67_Y25_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(9),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\);

-- Location: FF_X67_Y25_N3
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(10));

-- Location: FF_X67_Y25_N7
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(10),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(11));

-- Location: FF_X67_Y25_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(11),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(12));

-- Location: LCCOMB_X67_Y25_N6
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(12) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(10) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(11) & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(12),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(10),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(11),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(9),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3_combout\);

-- Location: FF_X67_Y25_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(12),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(13));

-- Location: LCCOMB_X67_Y25_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(13),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\);

-- Location: FF_X67_Y25_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(14));

-- Location: FF_X67_Y25_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(14),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(15));

-- Location: FF_X67_Y25_N5
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(15),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(16));

-- Location: FF_X67_Y25_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(16),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(17));

-- Location: LCCOMB_X67_Y25_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(17),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]~feeder_combout\);

-- Location: FF_X67_Y25_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[18]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(18));

-- Location: FF_X67_Y25_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(18),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(19));

-- Location: FF_X67_Y25_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(19),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(20));

-- Location: LCCOMB_X67_Y25_N24
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(18) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(17) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(20) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(18),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(17),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(20),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(19),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1_combout\);

-- Location: LCCOMB_X67_Y25_N4
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(15) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(14) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(16) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(15),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(14),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(16),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(13),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2_combout\);

-- Location: FF_X67_Y25_N13
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(20),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(21));

-- Location: LCCOMB_X67_Y25_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(21),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\);

-- Location: FF_X67_Y25_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(22));

-- Location: FF_X67_Y25_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(22),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(23));

-- Location: FF_X67_Y25_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(23),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(24));

-- Location: LCCOMB_X67_Y25_N18
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(23) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(22) & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(24) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(23),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(22),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(24),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(21),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0_combout\);

-- Location: LCCOMB_X67_Y25_N0
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~3_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~1_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~2_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\);

-- Location: LCCOMB_X68_Y26_N16
\dbg_core_inst|gc_ctrl_emulator_inst|do_send~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|do_send~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~2_combout\);

-- Location: FF_X68_Y26_N17
\dbg_core_inst|gc_ctrl_emulator_inst|do_send\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\);

-- Location: LCCOMB_X66_Y26_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\) # 
-- ((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\ & !\dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2_combout\);

-- Location: LCCOMB_X66_Y26_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2_combout\ & (((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4_combout\ & 
-- !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~4_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~2_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\);

-- Location: LCCOMB_X66_Y26_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\)))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0_combout\);

-- Location: LCCOMB_X66_Y26_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ & (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ & (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~1_combout\);

-- Location: FF_X66_Y26_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\);

-- Location: LCCOMB_X66_Y26_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\) # 
-- ((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0_combout\);

-- Location: LCCOMB_X66_Y26_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0_combout\) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\);

-- Location: LCCOMB_X66_Y26_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\);

-- Location: LCCOMB_X66_Y26_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\);

-- Location: LCCOMB_X66_Y26_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\ & (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\)))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~1_combout\);

-- Location: FF_X66_Y26_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector5~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\);

-- Location: LCCOMB_X66_Y26_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~2_combout\);

-- Location: FF_X66_Y26_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\);

-- Location: LCCOMB_X67_Y26_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector7~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\) # ((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\ & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector7~0_combout\);

-- Location: FF_X67_Y26_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector7~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\);

-- Location: LCCOMB_X67_Y26_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\ & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\);

-- Location: LCCOMB_X66_Y26_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector4~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\ & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector6~1_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector4~0_combout\);

-- Location: FF_X66_Y26_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector4~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\);

-- Location: LCCOMB_X70_Y32_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector76~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector76~0_combout\);

-- Location: FF_X70_Y32_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector76~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(6));

-- Location: LCCOMB_X72_Y28_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector72~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(6),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector72~0_combout\);

-- Location: FF_X72_Y28_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector72~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(10));

-- Location: LCCOMB_X72_Y28_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector68~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(10),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector68~0_combout\);

-- Location: FF_X72_Y28_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector68~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(14));

-- Location: LCCOMB_X72_Y28_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector64~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(14),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector64~0_combout\);

-- Location: FF_X72_Y28_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector64~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(18));

-- Location: LCCOMB_X72_Y28_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector60~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(18) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(18),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector60~0_combout\);

-- Location: FF_X72_Y28_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector60~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(22));

-- Location: LCCOMB_X76_Y28_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector56~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(22),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector56~0_combout\);

-- Location: FF_X76_Y28_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector56~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(26));

-- Location: LCCOMB_X76_Y30_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector52~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(26),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector52~0_combout\);

-- Location: FF_X76_Y30_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector52~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(30));

-- Location: LCCOMB_X76_Y30_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector48~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(30) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(30),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector48~0_combout\);

-- Location: FF_X76_Y30_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector48~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(34));

-- Location: LCCOMB_X76_Y30_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector44~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(34),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector44~0_combout\);

-- Location: FF_X76_Y30_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector44~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(38));

-- Location: LCCOMB_X76_Y30_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector40~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(38) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(38),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector40~0_combout\);

-- Location: FF_X76_Y30_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector40~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(42));

-- Location: LCCOMB_X76_Y30_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector36~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(42),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector36~0_combout\);

-- Location: FF_X76_Y30_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector36~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(46));

-- Location: LCCOMB_X76_Y30_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector32~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(46),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector32~0_combout\);

-- Location: FF_X76_Y30_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector32~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(50));

-- Location: LCCOMB_X76_Y30_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector28~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(50),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector28~0_combout\);

-- Location: FF_X76_Y30_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector28~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(54));

-- Location: LCCOMB_X76_Y30_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector24~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(54),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector24~0_combout\);

-- Location: FF_X76_Y30_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector24~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(58));

-- Location: LCCOMB_X76_Y30_N16
\dbg_core_inst|dbg_if_inst|request_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~22_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(58) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(58),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~22_combout\);

-- Location: FF_X76_Y30_N17
\dbg_core_inst|dbg_if_inst|request_out[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(58));

-- Location: LCCOMB_X75_Y30_N2
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(58),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~feeder_combout\);

-- Location: LCCOMB_X70_Y31_N8
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & !\dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\);

-- Location: LCCOMB_X76_Y27_N20
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\ = (\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\);

-- Location: FF_X75_Y30_N3
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\);

-- Location: LCCOMB_X76_Y28_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector74~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector74~0_combout\);

-- Location: FF_X76_Y28_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector74~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(8));

-- Location: LCCOMB_X76_Y28_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector70~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(8),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector70~0_combout\);

-- Location: FF_X76_Y28_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector70~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(12));

-- Location: LCCOMB_X76_Y28_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector66~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(12),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector66~0_combout\);

-- Location: FF_X76_Y28_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector66~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(16));

-- Location: LCCOMB_X76_Y28_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector62~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(16),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector62~0_combout\);

-- Location: FF_X76_Y28_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector62~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(20));

-- Location: LCCOMB_X76_Y28_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector58~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(20),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector58~0_combout\);

-- Location: FF_X76_Y28_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector58~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(24));

-- Location: LCCOMB_X76_Y28_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector54~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(24),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector54~0_combout\);

-- Location: FF_X76_Y28_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector54~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(28));

-- Location: LCCOMB_X76_Y29_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector50~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(28),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector50~0_combout\);

-- Location: FF_X76_Y29_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector50~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(32));

-- Location: LCCOMB_X76_Y29_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector46~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(32),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector46~0_combout\);

-- Location: FF_X76_Y29_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector46~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(36));

-- Location: LCCOMB_X76_Y29_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector42~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(36),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector42~0_combout\);

-- Location: FF_X76_Y29_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector42~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(40));

-- Location: LCCOMB_X76_Y29_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector38~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(40) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(40),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector38~0_combout\);

-- Location: FF_X76_Y29_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector38~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(44));

-- Location: LCCOMB_X76_Y29_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector34~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(44),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector34~0_combout\);

-- Location: FF_X76_Y29_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector34~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(48));

-- Location: LCCOMB_X76_Y29_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector30~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(48),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector30~0_combout\);

-- Location: FF_X76_Y29_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector30~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(52));

-- Location: LCCOMB_X76_Y29_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector26~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(52),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector26~0_combout\);

-- Location: FF_X76_Y29_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector26~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(56));

-- Location: LCCOMB_X76_Y30_N18
\dbg_core_inst|dbg_if_inst|request_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~23_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(56),
	combout => \dbg_core_inst|dbg_if_inst|request_out~23_combout\);

-- Location: FF_X76_Y30_N19
\dbg_core_inst|dbg_if_inst|request_out[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~23_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(56));

-- Location: LCCOMB_X75_Y30_N4
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(56),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~feeder_combout\);

-- Location: FF_X75_Y30_N5
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\);

-- Location: LCCOMB_X76_Y29_N30
\dbg_core_inst|dbg_if_inst|request_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~26_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(52) & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(52),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~26_combout\);

-- Location: FF_X76_Y29_N31
\dbg_core_inst|dbg_if_inst|request_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(52));

-- Location: FF_X75_Y28_N21
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(52),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\);

-- Location: LCCOMB_X76_Y29_N10
\dbg_core_inst|dbg_if_inst|request_out~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~30_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(48) & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(48),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~30_combout\);

-- Location: FF_X76_Y29_N11
\dbg_core_inst|dbg_if_inst|request_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~30_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(48));

-- Location: LCCOMB_X73_Y29_N30
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(48),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~feeder_combout\);

-- Location: FF_X73_Y29_N31
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\);

-- Location: LCCOMB_X70_Y32_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector75~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector75~0_combout\);

-- Location: FF_X70_Y32_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector75~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(7));

-- Location: LCCOMB_X74_Y32_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector71~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(7) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(7),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector71~0_combout\);

-- Location: FF_X74_Y32_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector71~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(11));

-- Location: LCCOMB_X74_Y32_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector67~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(11),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector67~0_combout\);

-- Location: FF_X74_Y32_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector67~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(15));

-- Location: LCCOMB_X74_Y32_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector63~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(15),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector63~0_combout\);

-- Location: FF_X74_Y32_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector63~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(19));

-- Location: LCCOMB_X74_Y32_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector59~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(19) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(19),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector59~0_combout\);

-- Location: FF_X74_Y32_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector59~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(23));

-- Location: LCCOMB_X74_Y32_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector55~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(23),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector55~0_combout\);

-- Location: FF_X74_Y32_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector55~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(27));

-- Location: LCCOMB_X73_Y31_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector51~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(27),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector51~0_combout\);

-- Location: FF_X73_Y31_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector51~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(31));

-- Location: LCCOMB_X73_Y31_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector47~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(31),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector47~0_combout\);

-- Location: FF_X73_Y31_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector47~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(35));

-- Location: LCCOMB_X73_Y31_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector43~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(35),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector43~0_combout\);

-- Location: FF_X73_Y31_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector43~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(39));

-- Location: LCCOMB_X73_Y31_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector39~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(39),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector39~0_combout\);

-- Location: FF_X73_Y31_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector39~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(43));

-- Location: LCCOMB_X73_Y31_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector35~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(43),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector35~0_combout\);

-- Location: FF_X73_Y31_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector35~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(47));

-- Location: LCCOMB_X73_Y31_N2
\dbg_core_inst|dbg_if_inst|request_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~31_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(47),
	combout => \dbg_core_inst|dbg_if_inst|request_out~31_combout\);

-- Location: FF_X73_Y31_N3
\dbg_core_inst|dbg_if_inst|request_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~31_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(47));

-- Location: FF_X73_Y27_N11
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(47),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(7));

-- Location: LCCOMB_X76_Y30_N14
\dbg_core_inst|dbg_if_inst|request_out~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~33_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(46) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(46),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~33_combout\);

-- Location: FF_X76_Y30_N15
\dbg_core_inst|dbg_if_inst|request_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~33_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(46));

-- Location: LCCOMB_X73_Y30_N14
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(46),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]~feeder_combout\);

-- Location: FF_X73_Y30_N15
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[6]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(6));

-- Location: LCCOMB_X73_Y31_N14
\dbg_core_inst|dbg_if_inst|request_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~35_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(43),
	combout => \dbg_core_inst|dbg_if_inst|request_out~35_combout\);

-- Location: FF_X73_Y31_N15
\dbg_core_inst|dbg_if_inst|request_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~35_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(43));

-- Location: LCCOMB_X73_Y29_N12
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(43),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]~feeder_combout\);

-- Location: FF_X73_Y29_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[3]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(3));

-- Location: LCCOMB_X74_Y32_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector77~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector77~0_combout\);

-- Location: FF_X74_Y32_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector77~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(5));

-- Location: LCCOMB_X74_Y32_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector73~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(5),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector73~0_combout\);

-- Location: FF_X74_Y32_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector73~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(9));

-- Location: LCCOMB_X74_Y32_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector69~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(9),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector69~0_combout\);

-- Location: FF_X74_Y32_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector69~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(13));

-- Location: LCCOMB_X72_Y28_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector65~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(13) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(13),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector65~0_combout\);

-- Location: FF_X72_Y28_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector65~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(17));

-- Location: LCCOMB_X72_Y28_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector61~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(17),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector61~0_combout\);

-- Location: FF_X72_Y28_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector61~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(21));

-- Location: LCCOMB_X72_Y28_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector57~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(21),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector57~0_combout\);

-- Location: FF_X72_Y28_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector57~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(25));

-- Location: LCCOMB_X72_Y30_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector53~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(25),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector53~0_combout\);

-- Location: FF_X72_Y30_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector53~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(29));

-- Location: LCCOMB_X72_Y30_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector49~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(29),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector49~0_combout\);

-- Location: FF_X72_Y30_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector49~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(33));

-- Location: LCCOMB_X72_Y30_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector45~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(33),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector45~0_combout\);

-- Location: FF_X72_Y30_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector45~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(37));

-- Location: LCCOMB_X72_Y30_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector41~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(37),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector41~0_combout\);

-- Location: FF_X72_Y30_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector41~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(41));

-- Location: LCCOMB_X72_Y30_N0
\dbg_core_inst|dbg_if_inst|request_out~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~36_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(41),
	combout => \dbg_core_inst|dbg_if_inst|request_out~36_combout\);

-- Location: FF_X72_Y30_N1
\dbg_core_inst|dbg_if_inst|request_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~36_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(41));

-- Location: LCCOMB_X72_Y29_N2
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(41),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]~feeder_combout\);

-- Location: FF_X72_Y29_N3
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[1]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(1));

-- Location: LCCOMB_X76_Y29_N12
\dbg_core_inst|dbg_if_inst|request_out~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~46_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(32) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(32),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~46_combout\);

-- Location: FF_X76_Y29_N13
\dbg_core_inst|dbg_if_inst|request_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~46_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(32));

-- Location: FF_X75_Y30_N21
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(32),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(0));

-- Location: LCCOMB_X73_Y31_N26
\dbg_core_inst|dbg_if_inst|request_out~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~47_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(31),
	combout => \dbg_core_inst|dbg_if_inst|request_out~47_combout\);

-- Location: FF_X73_Y31_N27
\dbg_core_inst|dbg_if_inst|request_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~47_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(31));

-- Location: LCCOMB_X74_Y30_N24
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(31),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]~feeder_combout\);

-- Location: FF_X74_Y30_N25
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[7]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(7));

-- Location: LCCOMB_X76_Y30_N4
\dbg_core_inst|dbg_if_inst|request_out~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~49_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(30) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(30),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~49_combout\);

-- Location: FF_X76_Y30_N5
\dbg_core_inst|dbg_if_inst|request_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~49_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(30));

-- Location: LCCOMB_X75_Y30_N16
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(30),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]~feeder_combout\);

-- Location: FF_X75_Y30_N17
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[6]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(6));

-- Location: LCCOMB_X72_Y30_N20
\dbg_core_inst|dbg_if_inst|request_out~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~48_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(29) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(29),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~48_combout\);

-- Location: FF_X72_Y30_N21
\dbg_core_inst|dbg_if_inst|request_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~48_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(29));

-- Location: FF_X75_Y30_N31
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(29),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(5));

-- Location: LCCOMB_X73_Y31_N6
\dbg_core_inst|dbg_if_inst|request_out~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~51_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(27) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(27),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~51_combout\);

-- Location: FF_X73_Y31_N7
\dbg_core_inst|dbg_if_inst|request_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~51_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(27));

-- Location: LCCOMB_X73_Y28_N8
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(27),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]~feeder_combout\);

-- Location: FF_X73_Y28_N9
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[3]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(3));

-- Location: LCCOMB_X76_Y28_N8
\dbg_core_inst|dbg_if_inst|request_out~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~53_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(26),
	combout => \dbg_core_inst|dbg_if_inst|request_out~53_combout\);

-- Location: FF_X76_Y28_N9
\dbg_core_inst|dbg_if_inst|request_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~53_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(26));

-- Location: LCCOMB_X73_Y28_N6
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(26),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]~feeder_combout\);

-- Location: FF_X73_Y28_N7
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[2]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(2));

-- Location: LCCOMB_X72_Y28_N26
\dbg_core_inst|dbg_if_inst|request_out~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~52_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(25),
	combout => \dbg_core_inst|dbg_if_inst|request_out~52_combout\);

-- Location: FF_X72_Y28_N27
\dbg_core_inst|dbg_if_inst|request_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~52_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(25));

-- Location: FF_X73_Y28_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(25),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(1));

-- Location: LCCOMB_X76_Y28_N28
\dbg_core_inst|dbg_if_inst|request_out~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~54_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(24),
	combout => \dbg_core_inst|dbg_if_inst|request_out~54_combout\);

-- Location: FF_X76_Y28_N29
\dbg_core_inst|dbg_if_inst|request_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~54_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(24));

-- Location: LCCOMB_X75_Y28_N18
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(24),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]~feeder_combout\);

-- Location: FF_X75_Y28_N19
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[0]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(0));

-- Location: LCCOMB_X76_Y28_N12
\dbg_core_inst|dbg_if_inst|request_out~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~58_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(20),
	combout => \dbg_core_inst|dbg_if_inst|request_out~58_combout\);

-- Location: FF_X76_Y28_N13
\dbg_core_inst|dbg_if_inst|request_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~58_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(20));

-- Location: FF_X73_Y28_N3
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(20),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(4));

-- Location: LCCOMB_X74_Y32_N20
\dbg_core_inst|dbg_if_inst|request_out~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~59_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(19) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(19),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~59_combout\);

-- Location: FF_X74_Y32_N21
\dbg_core_inst|dbg_if_inst|request_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~59_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(19));

-- Location: FF_X73_Y28_N29
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(19),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(3));

-- Location: LCCOMB_X72_Y28_N20
\dbg_core_inst|dbg_if_inst|request_out~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~60_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(18) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(18),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~60_combout\);

-- Location: FF_X72_Y28_N21
\dbg_core_inst|dbg_if_inst|request_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~60_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(18));

-- Location: LCCOMB_X73_Y28_N30
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(18),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]~feeder_combout\);

-- Location: FF_X73_Y28_N31
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[2]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(2));

-- Location: LCCOMB_X76_Y28_N30
\dbg_core_inst|dbg_if_inst|request_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~17_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(16),
	combout => \dbg_core_inst|dbg_if_inst|request_out~17_combout\);

-- Location: FF_X76_Y28_N31
\dbg_core_inst|dbg_if_inst|request_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(16));

-- Location: FF_X73_Y27_N5
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(16),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(0));

-- Location: LCCOMB_X76_Y28_N20
\dbg_core_inst|dbg_if_inst|request_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~13_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(12) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(12),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~13_combout\);

-- Location: FF_X76_Y28_N21
\dbg_core_inst|dbg_if_inst|request_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(12));

-- Location: LCCOMB_X73_Y27_N22
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(12),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]~feeder_combout\);

-- Location: FF_X73_Y27_N23
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[4]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(4));

-- Location: LCCOMB_X74_Y32_N16
\dbg_core_inst|dbg_if_inst|request_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~12_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(11),
	combout => \dbg_core_inst|dbg_if_inst|request_out~12_combout\);

-- Location: FF_X74_Y32_N17
\dbg_core_inst|dbg_if_inst|request_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(11));

-- Location: FF_X74_Y30_N19
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(11),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(3));

-- Location: LCCOMB_X74_Y32_N14
\dbg_core_inst|dbg_if_inst|request_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~10_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(9),
	combout => \dbg_core_inst|dbg_if_inst|request_out~10_combout\);

-- Location: FF_X74_Y32_N15
\dbg_core_inst|dbg_if_inst|request_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(9));

-- Location: FF_X74_Y29_N17
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(9),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(1));

-- Location: LCCOMB_X76_Y28_N18
\dbg_core_inst|dbg_if_inst|request_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~9_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(8),
	combout => \dbg_core_inst|dbg_if_inst|request_out~9_combout\);

-- Location: FF_X76_Y28_N19
\dbg_core_inst|dbg_if_inst|request_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~9_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(8));

-- Location: LCCOMB_X74_Y29_N4
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(8),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]~feeder_combout\);

-- Location: FF_X74_Y29_N5
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[0]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(0));

-- Location: LCCOMB_X74_Y32_N10
\dbg_core_inst|dbg_if_inst|request_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~6_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(5),
	combout => \dbg_core_inst|dbg_if_inst|request_out~6_combout\);

-- Location: FF_X74_Y32_N11
\dbg_core_inst|dbg_if_inst|request_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(5));

-- Location: LCCOMB_X74_Y30_N0
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]~feeder_combout\);

-- Location: FF_X74_Y30_N1
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[5]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(5));

-- Location: LCCOMB_X69_Y32_N28
\dbg_core_inst|dbg_if_inst|request_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~4_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(3),
	combout => \dbg_core_inst|dbg_if_inst|request_out~4_combout\);

-- Location: FF_X69_Y32_N29
\dbg_core_inst|dbg_if_inst|request_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(3));

-- Location: FF_X74_Y29_N23
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(3),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(3));

-- Location: LCCOMB_X72_Y28_N8
\dbg_core_inst|dbg_if_inst|request_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~3_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(2),
	combout => \dbg_core_inst|dbg_if_inst|request_out~3_combout\);

-- Location: FF_X72_Y28_N9
\dbg_core_inst|dbg_if_inst|request_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(2));

-- Location: FF_X74_Y30_N29
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(2),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(2));

-- Location: LCCOMB_X67_Y26_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\) # (((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\ & 
-- !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|do_send~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\);

-- Location: LCCOMB_X67_Y26_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(0) & 
-- ((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\)))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\ & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\);

-- Location: FF_X67_Y26_N1
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(0));

-- Location: LCCOMB_X69_Y32_N8
\dbg_core_inst|dbg_if_inst|request_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(0),
	combout => \dbg_core_inst|dbg_if_inst|request_out~0_combout\);

-- Location: FF_X69_Y32_N9
\dbg_core_inst|dbg_if_inst|request_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(0));

-- Location: LCCOMB_X73_Y29_N14
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]~feeder_combout\);

-- Location: FF_X73_Y29_N15
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[0]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(0));

-- Location: LCCOMB_X74_Y29_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector71~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(0))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector71~0_combout\);

-- Location: LCCOMB_X67_Y26_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\);

-- Location: FF_X74_Y29_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector71~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(1));

-- Location: LCCOMB_X74_Y32_N0
\dbg_core_inst|dbg_if_inst|request_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~2_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(1),
	combout => \dbg_core_inst|dbg_if_inst|request_out~2_combout\);

-- Location: FF_X74_Y32_N1
\dbg_core_inst|dbg_if_inst|request_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(1));

-- Location: FF_X75_Y28_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(1),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(1));

-- Location: LCCOMB_X74_Y29_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector70~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(1))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(1),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector70~0_combout\);

-- Location: FF_X74_Y29_N13
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector70~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(2));

-- Location: LCCOMB_X74_Y29_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector69~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(2)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector69~0_combout\);

-- Location: FF_X74_Y29_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector69~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(3));

-- Location: LCCOMB_X74_Y29_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector68~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(3)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(3),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector68~0_combout\);

-- Location: FF_X74_Y29_N1
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector68~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(4));

-- Location: LCCOMB_X76_Y28_N16
\dbg_core_inst|dbg_if_inst|request_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~5_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(4),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~5_combout\);

-- Location: FF_X76_Y28_N17
\dbg_core_inst|dbg_if_inst|request_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(4));

-- Location: LCCOMB_X75_Y28_N26
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]~feeder_combout\);

-- Location: FF_X75_Y28_N27
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[4]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(4));

-- Location: LCCOMB_X74_Y29_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector67~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(4))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(4),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector67~0_combout\);

-- Location: FF_X74_Y29_N7
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector67~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(5));

-- Location: LCCOMB_X74_Y29_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector66~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(5)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(5),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector66~0_combout\);

-- Location: FF_X74_Y29_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector66~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(6));

-- Location: LCCOMB_X72_Y28_N18
\dbg_core_inst|dbg_if_inst|request_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~7_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(6),
	combout => \dbg_core_inst|dbg_if_inst|request_out~7_combout\);

-- Location: FF_X72_Y28_N19
\dbg_core_inst|dbg_if_inst|request_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(6));

-- Location: LCCOMB_X73_Y29_N10
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]~feeder_combout\);

-- Location: FF_X73_Y29_N11
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[6]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(6));

-- Location: LCCOMB_X74_Y29_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector65~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(6))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(6),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector65~0_combout\);

-- Location: FF_X74_Y29_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector65~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(7));

-- Location: LCCOMB_X74_Y32_N4
\dbg_core_inst|dbg_if_inst|request_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~8_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(7) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(7),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~8_combout\);

-- Location: FF_X74_Y32_N5
\dbg_core_inst|dbg_if_inst|request_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(7));

-- Location: LCCOMB_X74_Y30_N30
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]~feeder_combout\);

-- Location: FF_X74_Y30_N31
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r[7]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(7));

-- Location: LCCOMB_X74_Y29_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector64~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(7))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(7),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(7),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector64~0_combout\);

-- Location: FF_X74_Y29_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector64~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(8));

-- Location: LCCOMB_X74_Y29_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector63~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(8)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(8),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector63~0_combout\);

-- Location: FF_X74_Y29_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector63~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(9));

-- Location: LCCOMB_X74_Y29_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector62~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(9)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(1),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(9),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector62~0_combout\);

-- Location: FF_X74_Y29_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector62~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(10));

-- Location: LCCOMB_X72_Y28_N4
\dbg_core_inst|dbg_if_inst|request_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~11_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(10),
	combout => \dbg_core_inst|dbg_if_inst|request_out~11_combout\);

-- Location: FF_X72_Y28_N5
\dbg_core_inst|dbg_if_inst|request_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(10));

-- Location: LCCOMB_X74_Y29_N2
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(10),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]~feeder_combout\);

-- Location: FF_X74_Y29_N3
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[2]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(2));

-- Location: LCCOMB_X74_Y29_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector61~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(10))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(10),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector61~0_combout\);

-- Location: FF_X74_Y29_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector61~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(11));

-- Location: LCCOMB_X74_Y29_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector60~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(11)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(3),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(11),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector60~0_combout\);

-- Location: FF_X74_Y29_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector60~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(12));

-- Location: LCCOMB_X74_Y28_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector59~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(12)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(4),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(12),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector59~0_combout\);

-- Location: FF_X74_Y28_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector59~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(13));

-- Location: LCCOMB_X72_Y28_N30
\dbg_core_inst|dbg_if_inst|request_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~14_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(13) & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(13),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~14_combout\);

-- Location: FF_X72_Y28_N31
\dbg_core_inst|dbg_if_inst|request_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(13));

-- Location: FF_X73_Y27_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(13),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(5));

-- Location: LCCOMB_X74_Y28_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector58~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(13))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(13),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(5),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector58~0_combout\);

-- Location: FF_X74_Y28_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector58~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(14));

-- Location: LCCOMB_X72_Y28_N16
\dbg_core_inst|dbg_if_inst|request_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~15_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(14),
	combout => \dbg_core_inst|dbg_if_inst|request_out~15_combout\);

-- Location: FF_X72_Y28_N17
\dbg_core_inst|dbg_if_inst|request_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~15_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(14));

-- Location: FF_X75_Y28_N15
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(14),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(6));

-- Location: LCCOMB_X74_Y28_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector57~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(14))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(14),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector57~0_combout\);

-- Location: FF_X74_Y28_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector57~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(15));

-- Location: LCCOMB_X74_Y32_N2
\dbg_core_inst|dbg_if_inst|request_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~16_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(15),
	combout => \dbg_core_inst|dbg_if_inst|request_out~16_combout\);

-- Location: FF_X74_Y32_N3
\dbg_core_inst|dbg_if_inst|request_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(15));

-- Location: LCCOMB_X73_Y27_N8
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(15),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]~feeder_combout\);

-- Location: FF_X73_Y27_N9
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l[7]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(7));

-- Location: LCCOMB_X74_Y28_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector56~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(15))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(15),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector56~0_combout\);

-- Location: FF_X74_Y28_N1
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector56~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(16));

-- Location: LCCOMB_X74_Y28_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector55~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(16)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(16),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector55~0_combout\);

-- Location: FF_X74_Y28_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector55~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(17));

-- Location: LCCOMB_X72_Y28_N2
\dbg_core_inst|dbg_if_inst|request_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~18_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(17),
	combout => \dbg_core_inst|dbg_if_inst|request_out~18_combout\);

-- Location: FF_X72_Y28_N3
\dbg_core_inst|dbg_if_inst|request_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(17));

-- Location: LCCOMB_X73_Y27_N0
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(17),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]~feeder_combout\);

-- Location: FF_X73_Y27_N1
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[1]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(1));

-- Location: LCCOMB_X74_Y28_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector54~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(17))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(17),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector54~0_combout\);

-- Location: FF_X74_Y28_N5
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector54~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(18));

-- Location: LCCOMB_X74_Y28_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector53~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(18)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(18),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector53~0_combout\);

-- Location: FF_X74_Y28_N3
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector53~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(19));

-- Location: LCCOMB_X74_Y28_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector52~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(19)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(3),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(19),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector52~0_combout\);

-- Location: FF_X74_Y28_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector52~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(20));

-- Location: LCCOMB_X74_Y28_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector51~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(20)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(4),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(20),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector51~0_combout\);

-- Location: FF_X74_Y28_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector51~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(21));

-- Location: LCCOMB_X72_Y28_N14
\dbg_core_inst|dbg_if_inst|request_out~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~56_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(21),
	combout => \dbg_core_inst|dbg_if_inst|request_out~56_combout\);

-- Location: FF_X72_Y28_N15
\dbg_core_inst|dbg_if_inst|request_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~56_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(21));

-- Location: LCCOMB_X73_Y28_N14
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(21),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]~feeder_combout\);

-- Location: FF_X73_Y28_N15
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[5]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(5));

-- Location: LCCOMB_X74_Y28_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector50~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(21))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(21),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector50~0_combout\);

-- Location: FF_X74_Y28_N13
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector50~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(22));

-- Location: LCCOMB_X76_Y28_N24
\dbg_core_inst|dbg_if_inst|request_out~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~57_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(22),
	combout => \dbg_core_inst|dbg_if_inst|request_out~57_combout\);

-- Location: FF_X76_Y28_N25
\dbg_core_inst|dbg_if_inst|request_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~57_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(22));

-- Location: LCCOMB_X75_Y28_N28
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(22),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]~feeder_combout\);

-- Location: FF_X75_Y28_N29
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[6]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(6));

-- Location: LCCOMB_X74_Y28_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector49~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(22))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(22),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector49~0_combout\);

-- Location: FF_X74_Y28_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector49~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(23));

-- Location: LCCOMB_X74_Y32_N8
\dbg_core_inst|dbg_if_inst|request_out~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~55_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(23),
	combout => \dbg_core_inst|dbg_if_inst|request_out~55_combout\);

-- Location: FF_X74_Y32_N9
\dbg_core_inst|dbg_if_inst|request_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~55_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(23));

-- Location: FF_X73_Y28_N11
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(23),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(7));

-- Location: LCCOMB_X74_Y28_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector48~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(23))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(23),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector48~0_combout\);

-- Location: FF_X74_Y28_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector48~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(24));

-- Location: LCCOMB_X74_Y28_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector47~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(24)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(24),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector47~0_combout\);

-- Location: FF_X74_Y28_N7
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector47~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(25));

-- Location: LCCOMB_X74_Y28_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector46~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(25)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(1),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(25),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector46~0_combout\);

-- Location: FF_X74_Y28_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector46~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(26));

-- Location: LCCOMB_X74_Y28_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector45~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(26)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(26),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector45~0_combout\);

-- Location: FF_X74_Y28_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector45~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(27));

-- Location: LCCOMB_X74_Y28_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector44~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(27)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(3),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(27),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector44~0_combout\);

-- Location: FF_X74_Y28_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector44~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(28));

-- Location: LCCOMB_X76_Y28_N22
\dbg_core_inst|dbg_if_inst|request_out~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~50_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(28),
	combout => \dbg_core_inst|dbg_if_inst|request_out~50_combout\);

-- Location: FF_X76_Y28_N23
\dbg_core_inst|dbg_if_inst|request_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~50_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(28));

-- Location: LCCOMB_X75_Y28_N16
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(28),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]~feeder_combout\);

-- Location: FF_X75_Y28_N17
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x[4]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(4));

-- Location: LCCOMB_X75_Y30_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector43~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(28))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(28),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector43~0_combout\);

-- Location: FF_X75_Y30_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector43~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(29));

-- Location: LCCOMB_X75_Y30_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector42~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(29)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(5),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(29),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector42~0_combout\);

-- Location: FF_X75_Y30_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector42~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(30));

-- Location: LCCOMB_X75_Y30_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector41~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(30)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(6),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(30),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector41~0_combout\);

-- Location: FF_X75_Y30_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector41~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(31));

-- Location: LCCOMB_X75_Y30_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector40~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(31)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(7),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(31),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector40~0_combout\);

-- Location: FF_X75_Y30_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector40~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(32));

-- Location: LCCOMB_X75_Y30_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector39~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(32)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(32),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector39~0_combout\);

-- Location: FF_X75_Y30_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector39~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(33));

-- Location: LCCOMB_X72_Y30_N8
\dbg_core_inst|dbg_if_inst|request_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~44_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(33),
	combout => \dbg_core_inst|dbg_if_inst|request_out~44_combout\);

-- Location: FF_X72_Y30_N9
\dbg_core_inst|dbg_if_inst|request_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~44_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(33));

-- Location: LCCOMB_X75_Y30_N0
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(33),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]~feeder_combout\);

-- Location: FF_X75_Y30_N1
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[1]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(1));

-- Location: LCCOMB_X75_Y30_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector38~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(33))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(33),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector38~0_combout\);

-- Location: FF_X75_Y30_N13
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector38~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(34));

-- Location: LCCOMB_X76_Y30_N8
\dbg_core_inst|dbg_if_inst|request_out~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~45_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(34),
	combout => \dbg_core_inst|dbg_if_inst|request_out~45_combout\);

-- Location: FF_X76_Y30_N9
\dbg_core_inst|dbg_if_inst|request_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~45_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(34));

-- Location: FF_X75_Y30_N19
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(34),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(2));

-- Location: LCCOMB_X75_Y30_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector37~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(34))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(34),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector37~0_combout\);

-- Location: FF_X75_Y30_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector37~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(35));

-- Location: LCCOMB_X73_Y31_N22
\dbg_core_inst|dbg_if_inst|request_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~43_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(35),
	combout => \dbg_core_inst|dbg_if_inst|request_out~43_combout\);

-- Location: FF_X73_Y31_N23
\dbg_core_inst|dbg_if_inst|request_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~43_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(35));

-- Location: LCCOMB_X73_Y29_N22
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(35),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]~feeder_combout\);

-- Location: FF_X73_Y29_N23
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[3]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(3));

-- Location: LCCOMB_X72_Y29_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector36~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(35))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(35),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector36~0_combout\);

-- Location: FF_X72_Y29_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector36~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(36));

-- Location: LCCOMB_X76_Y29_N8
\dbg_core_inst|dbg_if_inst|request_out~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~42_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(36) & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(36),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~42_combout\);

-- Location: FF_X76_Y29_N9
\dbg_core_inst|dbg_if_inst|request_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~42_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(36));

-- Location: LCCOMB_X72_Y29_N26
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(36),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]~feeder_combout\);

-- Location: FF_X72_Y29_N27
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[4]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(4));

-- Location: LCCOMB_X72_Y29_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector35~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(36))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(36),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector35~0_combout\);

-- Location: FF_X72_Y29_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector35~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(37));

-- Location: LCCOMB_X72_Y30_N28
\dbg_core_inst|dbg_if_inst|request_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~40_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(37),
	combout => \dbg_core_inst|dbg_if_inst|request_out~40_combout\);

-- Location: FF_X72_Y30_N29
\dbg_core_inst|dbg_if_inst|request_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~40_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(37));

-- Location: LCCOMB_X73_Y30_N24
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(37),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]~feeder_combout\);

-- Location: FF_X73_Y30_N25
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[5]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(5));

-- Location: LCCOMB_X72_Y29_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector34~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(37))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(37),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector34~0_combout\);

-- Location: FF_X72_Y29_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector34~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(38));

-- Location: LCCOMB_X76_Y29_N4
\dbg_core_inst|dbg_if_inst|request_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~41_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(38) & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(38),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~41_combout\);

-- Location: FF_X76_Y29_N5
\dbg_core_inst|dbg_if_inst|request_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~41_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(38));

-- Location: LCCOMB_X72_Y29_N8
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(38),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]~feeder_combout\);

-- Location: FF_X72_Y29_N9
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[6]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(6));

-- Location: LCCOMB_X72_Y29_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector33~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(38))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(38),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector33~0_combout\);

-- Location: FF_X72_Y29_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector33~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(39));

-- Location: LCCOMB_X73_Y31_N10
\dbg_core_inst|dbg_if_inst|request_out~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~39_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(39) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(39),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~39_combout\);

-- Location: FF_X73_Y31_N11
\dbg_core_inst|dbg_if_inst|request_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~39_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(39));

-- Location: LCCOMB_X73_Y29_N18
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(39),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]~feeder_combout\);

-- Location: FF_X73_Y29_N19
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y[7]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(7));

-- Location: LCCOMB_X72_Y29_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector32~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(39))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(39),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector32~0_combout\);

-- Location: FF_X72_Y29_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector32~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(40));

-- Location: LCCOMB_X76_Y29_N26
\dbg_core_inst|dbg_if_inst|request_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~38_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(40) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(40),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~38_combout\);

-- Location: FF_X76_Y29_N27
\dbg_core_inst|dbg_if_inst|request_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~38_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(40));

-- Location: LCCOMB_X72_Y29_N14
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(40),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]~feeder_combout\);

-- Location: FF_X72_Y29_N15
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[0]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(0));

-- Location: LCCOMB_X72_Y29_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector31~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(40))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(40),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector31~0_combout\);

-- Location: FF_X72_Y29_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector31~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(41));

-- Location: LCCOMB_X72_Y29_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector30~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(41)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(1),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(41),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector30~0_combout\);

-- Location: FF_X72_Y29_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector30~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(42));

-- Location: LCCOMB_X76_Y30_N26
\dbg_core_inst|dbg_if_inst|request_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~37_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(42) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(42),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~37_combout\);

-- Location: FF_X76_Y30_N27
\dbg_core_inst|dbg_if_inst|request_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~37_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(42));

-- Location: LCCOMB_X72_Y29_N12
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(42),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]~feeder_combout\);

-- Location: FF_X72_Y29_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[2]~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(2));

-- Location: LCCOMB_X72_Y29_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector29~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(42))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(42),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector29~0_combout\);

-- Location: FF_X72_Y29_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector29~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(43));

-- Location: LCCOMB_X72_Y29_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector28~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(43)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(3),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(43),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector28~0_combout\);

-- Location: FF_X72_Y29_N5
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector28~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(44));

-- Location: LCCOMB_X76_Y29_N14
\dbg_core_inst|dbg_if_inst|request_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~34_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(44),
	combout => \dbg_core_inst|dbg_if_inst|request_out~34_combout\);

-- Location: FF_X76_Y29_N15
\dbg_core_inst|dbg_if_inst|request_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~34_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(44));

-- Location: FF_X72_Y29_N1
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(44),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(4));

-- Location: LCCOMB_X73_Y30_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector27~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(44))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(44),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector27~0_combout\);

-- Location: FF_X73_Y30_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector27~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(45));

-- Location: LCCOMB_X72_Y30_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector37~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(41),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector37~0_combout\);

-- Location: FF_X72_Y30_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector37~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(45));

-- Location: LCCOMB_X72_Y30_N4
\dbg_core_inst|dbg_if_inst|request_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~32_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(45) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(45),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~32_combout\);

-- Location: FF_X72_Y30_N5
\dbg_core_inst|dbg_if_inst|request_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~32_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(45));

-- Location: FF_X74_Y30_N5
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(45),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(5));

-- Location: LCCOMB_X73_Y30_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector26~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(45))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(45),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector26~0_combout\);

-- Location: FF_X73_Y30_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector26~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(46));

-- Location: LCCOMB_X73_Y30_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector25~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(46)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(6),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(46),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector25~0_combout\);

-- Location: FF_X73_Y30_N3
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector25~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(47));

-- Location: LCCOMB_X73_Y30_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector24~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(47)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(7),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(47),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector24~0_combout\);

-- Location: FF_X73_Y30_N1
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector24~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(48));

-- Location: LCCOMB_X73_Y30_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector23~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(48)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(48),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector23~0_combout\);

-- Location: FF_X73_Y30_N7
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(49));

-- Location: LCCOMB_X72_Y30_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector33~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(45),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector33~0_combout\);

-- Location: FF_X72_Y30_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector33~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(49));

-- Location: LCCOMB_X72_Y30_N16
\dbg_core_inst|dbg_if_inst|request_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~28_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(49) & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(49),
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~28_combout\);

-- Location: FF_X72_Y30_N17
\dbg_core_inst|dbg_if_inst|request_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~28_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(49));

-- Location: FF_X73_Y30_N13
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(49),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\);

-- Location: LCCOMB_X73_Y30_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector22~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(49))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(49),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector22~0_combout\);

-- Location: FF_X73_Y30_N5
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector22~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(50));

-- Location: LCCOMB_X76_Y30_N2
\dbg_core_inst|dbg_if_inst|request_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~29_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(50),
	combout => \dbg_core_inst|dbg_if_inst|request_out~29_combout\);

-- Location: FF_X76_Y30_N3
\dbg_core_inst|dbg_if_inst|request_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~29_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(50));

-- Location: LCCOMB_X75_Y30_N6
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(50),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~feeder_combout\);

-- Location: FF_X75_Y30_N7
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\);

-- Location: LCCOMB_X73_Y30_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector21~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(50))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(50),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector21~0_combout\);

-- Location: FF_X73_Y30_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector21~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(51));

-- Location: LCCOMB_X73_Y31_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector31~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(47),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector31~0_combout\);

-- Location: FF_X73_Y31_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector31~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(51));

-- Location: LCCOMB_X73_Y31_N30
\dbg_core_inst|dbg_if_inst|request_out~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~27_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(51),
	combout => \dbg_core_inst|dbg_if_inst|request_out~27_combout\);

-- Location: FF_X73_Y31_N31
\dbg_core_inst|dbg_if_inst|request_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~27_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(51));

-- Location: FF_X73_Y30_N19
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(51),
	sload => VCC,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\);

-- Location: LCCOMB_X73_Y30_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector20~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(51))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(51),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector20~0_combout\);

-- Location: FF_X73_Y30_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector20~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(52));

-- Location: LCCOMB_X73_Y30_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector19~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(52)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(52),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector19~0_combout\);

-- Location: FF_X73_Y30_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector19~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(53));

-- Location: LCCOMB_X72_Y30_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector29~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(49),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector29~0_combout\);

-- Location: FF_X72_Y30_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector29~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(53));

-- Location: LCCOMB_X72_Y30_N12
\dbg_core_inst|dbg_if_inst|request_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~24_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(53),
	combout => \dbg_core_inst|dbg_if_inst|request_out~24_combout\);

-- Location: FF_X72_Y30_N13
\dbg_core_inst|dbg_if_inst|request_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(53));

-- Location: LCCOMB_X73_Y30_N8
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(53),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~feeder_combout\);

-- Location: FF_X73_Y30_N9
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\);

-- Location: LCCOMB_X73_Y30_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector18~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(53))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(53),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector18~0_combout\);

-- Location: FF_X73_Y30_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector18~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(54));

-- Location: LCCOMB_X76_Y30_N6
\dbg_core_inst|dbg_if_inst|request_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~25_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(54) & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(54),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~25_combout\);

-- Location: FF_X76_Y30_N7
\dbg_core_inst|dbg_if_inst|request_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~25_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(54));

-- Location: LCCOMB_X74_Y30_N22
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(54),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~feeder_combout\);

-- Location: FF_X74_Y30_N23
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\);

-- Location: LCCOMB_X73_Y30_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector17~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(54))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(54),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector17~0_combout\);

-- Location: FF_X73_Y30_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector17~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(55));

-- Location: LCCOMB_X72_Y26_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector16~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(55)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(55),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector16~0_combout\);

-- Location: FF_X72_Y26_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector16~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(56));

-- Location: LCCOMB_X72_Y26_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector15~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(56)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(56),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector15~0_combout\);

-- Location: FF_X72_Y26_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector15~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(57));

-- Location: LCCOMB_X72_Y30_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector25~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(53),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector25~0_combout\);

-- Location: FF_X72_Y30_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector25~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(57));

-- Location: LCCOMB_X72_Y30_N24
\dbg_core_inst|dbg_if_inst|request_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~21_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(57),
	combout => \dbg_core_inst|dbg_if_inst|request_out~21_combout\);

-- Location: FF_X72_Y30_N25
\dbg_core_inst|dbg_if_inst|request_out[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~21_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(57));

-- Location: LCCOMB_X75_Y30_N8
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(57),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~feeder_combout\);

-- Location: FF_X75_Y30_N9
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\);

-- Location: LCCOMB_X72_Y26_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector14~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(57))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(57),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector14~0_combout\);

-- Location: FF_X72_Y26_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector14~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(58));

-- Location: LCCOMB_X72_Y26_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector13~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(58)))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(58),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector13~0_combout\);

-- Location: FF_X72_Y26_N7
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector13~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(59));

-- Location: LCCOMB_X73_Y31_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector27~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(51),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector27~0_combout\);

-- Location: FF_X73_Y31_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector27~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(55));

-- Location: LCCOMB_X73_Y31_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector23~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(55))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(55),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector23~0_combout\);

-- Location: FF_X73_Y31_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(59));

-- Location: LCCOMB_X73_Y31_N8
\dbg_core_inst|dbg_if_inst|request_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~20_combout\ = (\dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(59),
	combout => \dbg_core_inst|dbg_if_inst|request_out~20_combout\);

-- Location: FF_X73_Y31_N9
\dbg_core_inst|dbg_if_inst|request_out[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(59));

-- Location: LCCOMB_X75_Y28_N2
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(59),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~feeder_combout\);

-- Location: FF_X75_Y28_N3
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\);

-- Location: LCCOMB_X72_Y26_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector12~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(59))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(59),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector12~0_combout\);

-- Location: FF_X72_Y26_N11
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector12~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(60));

-- Location: LCCOMB_X76_Y29_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector22~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(56),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector22~0_combout\);

-- Location: FF_X76_Y29_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|Selector22~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(60));

-- Location: LCCOMB_X76_Y29_N16
\dbg_core_inst|dbg_if_inst|request_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|request_out~19_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(60) & \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|done~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_reader_inst|value\(60),
	datad => \dbg_core_inst|dbg_if_inst|state.WRITE_OP_GET_DATA~q\,
	combout => \dbg_core_inst|dbg_if_inst|request_out~19_combout\);

-- Location: FF_X76_Y29_N17
\dbg_core_inst|dbg_if_inst|request_out[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|request_out~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|request_out\(60));

-- Location: LCCOMB_X75_Y28_N24
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(60),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~feeder_combout\);

-- Location: FF_X75_Y28_N25
\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~feeder_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\);

-- Location: LCCOMB_X72_Y26_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector11~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(60))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(60),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector11~0_combout\);

-- Location: FF_X72_Y26_N1
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector11~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(61));

-- Location: LCCOMB_X72_Y26_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector10~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(61),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector10~0_combout\);

-- Location: FF_X72_Y26_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector10~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(62));

-- Location: LCCOMB_X72_Y26_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector9~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(62) & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(62),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector9~0_combout\);

-- Location: FF_X72_Y26_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector9~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(63));

-- Location: LCCOMB_X72_Y26_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector8~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(63),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector8~0_combout\);

-- Location: FF_X72_Y26_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector8~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64));

-- Location: LCCOMB_X67_Y26_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64) & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\);

-- Location: LCCOMB_X67_Y26_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\);

-- Location: LCCOMB_X67_Y26_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11_combout\);

-- Location: LCCOMB_X67_Y26_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11_combout\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~11_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12_combout\);

-- Location: LCCOMB_X67_Y26_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\) # ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12_combout\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|sync~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~12_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\);

-- Location: LCCOMB_X66_Y26_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & 
-- !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\);

-- Location: FF_X65_Y26_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(0));

-- Location: LCCOMB_X65_Y26_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~14_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[0]~9\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~14_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\);

-- Location: FF_X65_Y26_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1));

-- Location: LCCOMB_X65_Y26_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\ $ (GND))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\ & VCC))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\ = CARRY((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~15\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\);

-- Location: FF_X65_Y26_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2));

-- Location: LCCOMB_X65_Y26_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[2]~17\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\);

-- Location: FF_X65_Y26_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(3));

-- Location: LCCOMB_X65_Y26_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ $ (GND))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ & VCC))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\ = CARRY((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[3]~19\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\);

-- Location: FF_X65_Y26_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4));

-- Location: LCCOMB_X65_Y26_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[4]~21\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\);

-- Location: FF_X65_Y26_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5));

-- Location: LCCOMB_X65_Y26_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ $ (GND))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ & VCC))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~25\ = CARRY((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[5]~23\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~25\);

-- Location: FF_X65_Y26_N29
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6));

-- Location: LCCOMB_X65_Y26_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7) $ (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7),
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[6]~25\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\);

-- Location: FF_X65_Y26_N31
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt[1]~13_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7));

-- Location: LCCOMB_X65_Y26_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(1),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y26_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\);

-- Location: LCCOMB_X66_Y26_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\ & 
-- ((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\);

-- Location: LCCOMB_X67_Y26_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\ & 
-- !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_sync_inst|sync_vec\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8_combout\);

-- Location: LCCOMB_X66_Y26_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\ & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8_combout\ & 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\ & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~8_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~1_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~2_combout\);

-- Location: FF_X66_Y26_N3
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector2~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\);

-- Location: LCCOMB_X66_Y25_N0
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\) # ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\);

-- Location: LCCOMB_X66_Y25_N12
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\ & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0_combout\);

-- Location: LCCOMB_X66_Y25_N2
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3) & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1)) # (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22_combout\);

-- Location: LCCOMB_X66_Y25_N28
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22_combout\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6)) # (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~22_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23_combout\);

-- Location: LCCOMB_X66_Y25_N30
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\ = (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|WideOr2~0_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~23_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector0~3_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\);

-- Location: FF_X66_Y25_N15
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0));

-- Location: LCCOMB_X66_Y25_N16
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[0]~8\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\);

-- Location: FF_X66_Y25_N17
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1));

-- Location: LCCOMB_X66_Y25_N18
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\ $ (GND))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\ & VCC))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\ = CARRY((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[1]~10\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\);

-- Location: FF_X66_Y25_N19
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2));

-- Location: LCCOMB_X66_Y25_N20
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~12\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\);

-- Location: FF_X66_Y25_N21
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3));

-- Location: LCCOMB_X66_Y25_N22
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4) & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\ $ (GND))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\ & VCC))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\ = CARRY((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4) & !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[3]~14\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\);

-- Location: FF_X66_Y25_N23
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4));

-- Location: LCCOMB_X66_Y25_N24
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5) & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\)) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\) # (GND)))
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~18\ = CARRY((!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[4]~16\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\,
	cout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~18\);

-- Location: FF_X66_Y25_N25
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5));

-- Location: LCCOMB_X66_Y25_N26
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\ = \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6) $ (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6),
	cin => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[5]~18\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\);

-- Location: FF_X66_Y25_N27
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~21_combout\,
	ena => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6));

-- Location: LCCOMB_X66_Y25_N4
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\(0)) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_reg[64]~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\);

-- Location: FF_X66_Y25_N5
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\(0));

-- Location: LCCOMB_X66_Y25_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2)) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0)) # (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(1),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X66_Y25_N10
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4)) # (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(4),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X66_Y25_N6
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ = ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6) & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0_combout\) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1_combout\)))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|data_cnt\(6),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|send_data_len_reg\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\);

-- Location: LCCOMB_X66_Y26_N14
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\ & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\) # 
-- ((\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~5_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6_combout\);

-- Location: LCCOMB_X67_Y26_N8
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~7_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6_combout\ & (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & 
-- !\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~6_combout\,
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~9_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~7_combout\);

-- Location: FF_X67_Y26_N9
\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|Selector3~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|state.SEND_LOW~q\);

-- Location: LCCOMB_X68_Y29_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\) # ((\dbg_core_inst|hex_segments_inst|periph_out_valid~q\) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out_valid~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|last_hex_digit_idx[2]~0_combout\,
	datad => \dbg_core_inst|hex_segments_inst|periph_out_valid~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0_combout\);

-- Location: LCCOMB_X68_Y29_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\ = (!\dbg_core_inst|uart_emulator_inst|periph_out_width\(0) & (!\dbg_core_inst|ledr_inst|periph_out_valid~q\ & !\dbg_core_inst|switches_inst|periph_out_width\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out_width\(0),
	datac => \dbg_core_inst|ledr_inst|periph_out_valid~q\,
	datad => \dbg_core_inst|switches_inst|periph_out_width\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\);

-- Location: LCCOMB_X68_Y29_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0_combout\) # ((\dbg_core_inst|response_width~0_combout\) 
-- # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\,
	datad => \dbg_core_inst|response_width~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\);

-- Location: LCCOMB_X67_Y29_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~1_combout\);

-- Location: LCCOMB_X66_Y29_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\) # ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_core_inst|response_valid~1_combout\) # (\dbg_core_inst|response_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|response_valid~1_combout\,
	datac => \dbg_core_inst|response_valid~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1_combout\);

-- Location: FF_X67_Y29_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3));

-- Location: LCCOMB_X72_Y26_N8
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~1_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_y~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~1_combout\);

-- Location: FF_X72_Y26_N9
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(59));

-- Location: LCCOMB_X70_Y30_N28
\dbg_core_inst|uart_emulator_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\);

-- Location: IOIBUF_X115_Y6_N15
\dbg_core_inst|switches_input[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(15),
	o => \dbg_core_inst|switches_input[15]~input_o\);

-- Location: LCCOMB_X75_Y26_N12
\dbg_core_inst|switches_inst|sw_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~16_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (\dbg_core_inst|switches_input[15]~input_o\)) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & 
-- ((\dbg_core_inst|dbg_if_inst|request_out\(15)))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|switches_input[15]~input_o\,
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(15),
	combout => \dbg_core_inst|switches_inst|sw_state~16_combout\);

-- Location: LCCOMB_X69_Y30_N24
\dbg_core_inst|switches_inst|swic_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|swic_state~0_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|dbg_if_inst|periph_addr\(3) & (\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	datac => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	combout => \dbg_core_inst|switches_inst|swic_state~0_combout\);

-- Location: LCCOMB_X69_Y30_N26
\dbg_core_inst|switches_inst|sw_state[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state[5]~1_combout\ = (\dbg_core_inst|switches_inst|swic_state~0_combout\) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|switches_inst|swic_state~0_combout\,
	combout => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\);

-- Location: FF_X75_Y26_N13
\dbg_core_inst|switches_inst|sw_state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~16_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(15));

-- Location: LCCOMB_X69_Y30_N8
\dbg_core_inst|switches_inst|swic_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|swic_state~1_combout\ = (\dbg_core_inst|switches_inst|swic_state~0_combout\ & (((\dbg_core_inst|dbg_if_inst|request_out\(0))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\))) # 
-- (!\dbg_core_inst|switches_inst|swic_state~0_combout\ & (((\dbg_core_inst|switches_inst|swic_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(0),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_inst|swic_state~0_combout\,
	combout => \dbg_core_inst|switches_inst|swic_state~1_combout\);

-- Location: FF_X69_Y30_N9
\dbg_core_inst|switches_inst|swic_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|swic_state~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|swic_state~q\);

-- Location: LCCOMB_X75_Y26_N30
\dbg_core_inst|switches_inst|output[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[15]~15_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(15))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[15]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(15),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[15]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[15]~15_combout\);

-- Location: IOIBUF_X115_Y10_N8
\dbg_core_inst|switches_input[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(14),
	o => \dbg_core_inst|switches_input[14]~input_o\);

-- Location: LCCOMB_X73_Y24_N22
\dbg_core_inst|switches_inst|sw_state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~15_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[14]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_out\(14))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[14]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(14),
	datad => \dbg_core_inst|switches_input[14]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~15_combout\);

-- Location: FF_X73_Y24_N23
\dbg_core_inst|switches_inst|sw_state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~15_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(14));

-- Location: LCCOMB_X73_Y24_N24
\dbg_core_inst|switches_inst|output[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[14]~14_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(14))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[14]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datac => \dbg_core_inst|switches_inst|sw_state\(14),
	datad => \dbg_core_inst|switches_input[14]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[14]~14_combout\);

-- Location: IOIBUF_X115_Y9_N22
\dbg_core_inst|switches_input[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(13),
	o => \dbg_core_inst|switches_input[13]~input_o\);

-- Location: LCCOMB_X73_Y24_N10
\dbg_core_inst|switches_inst|sw_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~14_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[13]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|dbg_if_inst|request_out\(13)))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|switches_input[13]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(13),
	combout => \dbg_core_inst|switches_inst|sw_state~14_combout\);

-- Location: FF_X73_Y24_N11
\dbg_core_inst|switches_inst|sw_state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~14_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(13));

-- Location: LCCOMB_X73_Y24_N4
\dbg_core_inst|switches_inst|output[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[13]~13_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_inst|sw_state\(13)))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datac => \dbg_core_inst|switches_input[13]~input_o\,
	datad => \dbg_core_inst|switches_inst|sw_state\(13),
	combout => \dbg_core_inst|switches_inst|output[13]~13_combout\);

-- Location: IOIBUF_X115_Y7_N15
\dbg_core_inst|switches_input[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(12),
	o => \dbg_core_inst|switches_input[12]~input_o\);

-- Location: LCCOMB_X73_Y24_N6
\dbg_core_inst|switches_inst|sw_state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~13_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[12]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ 
-- & (\dbg_core_inst|dbg_if_inst|request_out\(12))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|request_out\(12),
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datad => \dbg_core_inst|switches_input[12]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~13_combout\);

-- Location: FF_X73_Y24_N7
\dbg_core_inst|switches_inst|sw_state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~13_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(12));

-- Location: LCCOMB_X73_Y24_N16
\dbg_core_inst|switches_inst|output[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[12]~12_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_inst|sw_state\(12)))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_input[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datab => \dbg_core_inst|switches_input[12]~input_o\,
	datad => \dbg_core_inst|switches_inst|sw_state\(12),
	combout => \dbg_core_inst|switches_inst|output[12]~12_combout\);

-- Location: LCCOMB_X73_Y24_N30
\top_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux3~0_combout\ = (\dbg_core_inst|switches_inst|output[13]~13_combout\ & ((\dbg_core_inst|switches_inst|output[14]~14_combout\ & ((\dbg_core_inst|switches_inst|output[12]~12_combout\))) # (!\dbg_core_inst|switches_inst|output[14]~14_combout\ & 
-- (\dbg_core_inst|switches_inst|output[15]~15_combout\ & !\dbg_core_inst|switches_inst|output[12]~12_combout\)))) # (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & 
-- (\dbg_core_inst|switches_inst|output[14]~14_combout\ $ (\dbg_core_inst|switches_inst|output[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux3~0_combout\);

-- Location: LCCOMB_X73_Y22_N14
\dbg_core_inst|hex_segments_inst|periph_out~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~132_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\top_inst|Mux3~0_combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \top_inst|Mux3~0_combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~132_combout\);

-- Location: FF_X73_Y22_N15
\dbg_core_inst|hex_segments_inst|periph_out[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~132_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(59));

-- Location: LCCOMB_X73_Y26_N6
\dbg_core_inst|response_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~1_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(59)) # (\dbg_core_inst|hex_segments_inst|periph_out\(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(59),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(59),
	combout => \dbg_core_inst|response_data~1_combout\);

-- Location: LCCOMB_X72_Y27_N8
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]~5_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & !\dbg_core_inst|dbg_if_inst|periph_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]~5_combout\);

-- Location: FF_X72_Y27_N9
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(55));

-- Location: LCCOMB_X75_Y25_N4
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X74_Y26_N4
\dbg_core_inst|hex_segments_inst|periph_out~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~136_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~136_combout\);

-- Location: FF_X74_Y26_N5
\dbg_core_inst|hex_segments_inst|periph_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~136_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(55));

-- Location: LCCOMB_X73_Y26_N8
\dbg_core_inst|response_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~5_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(55)) # (\dbg_core_inst|hex_segments_inst|periph_out\(55))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(55),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(55),
	combout => \dbg_core_inst|response_data~5_combout\);

-- Location: LCCOMB_X72_Y26_N12
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~9_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_up~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~9_combout\);

-- Location: FF_X72_Y26_N13
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~9_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(51));

-- Location: IOIBUF_X115_Y5_N15
\dbg_core_inst|switches_input[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(11),
	o => \dbg_core_inst|switches_input[11]~input_o\);

-- Location: LCCOMB_X74_Y25_N28
\dbg_core_inst|switches_inst|sw_state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~12_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[11]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|dbg_if_inst|request_out\(11)))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|switches_input[11]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(11),
	combout => \dbg_core_inst|switches_inst|sw_state~12_combout\);

-- Location: FF_X74_Y25_N29
\dbg_core_inst|switches_inst|sw_state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~12_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(11));

-- Location: LCCOMB_X74_Y25_N30
\dbg_core_inst|switches_inst|output[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[11]~11_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_inst|sw_state\(11)))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_input[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datac => \dbg_core_inst|switches_input[11]~input_o\,
	datad => \dbg_core_inst|switches_inst|sw_state\(11),
	combout => \dbg_core_inst|switches_inst|output[11]~11_combout\);

-- Location: IOIBUF_X115_Y4_N22
\dbg_core_inst|switches_input[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(8),
	o => \dbg_core_inst|switches_input[8]~input_o\);

-- Location: LCCOMB_X74_Y25_N24
\dbg_core_inst|switches_inst|sw_state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~9_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[8]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ 
-- & (\dbg_core_inst|dbg_if_inst|request_out\(8))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[8]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(8),
	datad => \dbg_core_inst|switches_input[8]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~9_combout\);

-- Location: FF_X74_Y25_N25
\dbg_core_inst|switches_inst|sw_state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~9_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(8));

-- Location: LCCOMB_X74_Y25_N26
\dbg_core_inst|switches_inst|output[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[8]~8_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(8))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datab => \dbg_core_inst|switches_inst|sw_state\(8),
	datad => \dbg_core_inst|switches_input[8]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[8]~8_combout\);

-- Location: IOIBUF_X115_Y16_N8
\dbg_core_inst|switches_input[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(9),
	o => \dbg_core_inst|switches_input[9]~input_o\);

-- Location: LCCOMB_X74_Y25_N20
\dbg_core_inst|switches_inst|sw_state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~10_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[9]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ 
-- & ((\dbg_core_inst|dbg_if_inst|request_out\(9)))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|switches_input[9]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(9),
	combout => \dbg_core_inst|switches_inst|sw_state~10_combout\);

-- Location: FF_X74_Y25_N21
\dbg_core_inst|switches_inst|sw_state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~10_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(9));

-- Location: LCCOMB_X74_Y25_N22
\dbg_core_inst|switches_inst|output[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[9]~9_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(9))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[9]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datab => \dbg_core_inst|switches_inst|sw_state\(9),
	datac => \dbg_core_inst|switches_input[9]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[9]~9_combout\);

-- Location: IOIBUF_X115_Y4_N15
\dbg_core_inst|switches_input[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(10),
	o => \dbg_core_inst|switches_input[10]~input_o\);

-- Location: LCCOMB_X74_Y25_N8
\dbg_core_inst|switches_inst|sw_state~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~11_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[10]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_out\(10))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[10]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(10),
	datad => \dbg_core_inst|switches_input[10]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~11_combout\);

-- Location: FF_X74_Y25_N9
\dbg_core_inst|switches_inst|sw_state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~11_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(10));

-- Location: LCCOMB_X74_Y25_N2
\dbg_core_inst|switches_inst|output[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[10]~10_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(10))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[10]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|swic_state~q\,
	datac => \dbg_core_inst|switches_inst|sw_state\(10),
	datad => \dbg_core_inst|switches_input[10]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[10]~10_combout\);

-- Location: LCCOMB_X73_Y22_N6
\top_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux10~0_combout\ = (\dbg_core_inst|switches_inst|output[9]~9_combout\ & ((\dbg_core_inst|switches_inst|output[8]~8_combout\ & ((\dbg_core_inst|switches_inst|output[10]~10_combout\))) # (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & 
-- (\dbg_core_inst|switches_inst|output[11]~11_combout\ & !\dbg_core_inst|switches_inst|output[10]~10_combout\)))) # (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & 
-- (\dbg_core_inst|switches_inst|output[8]~8_combout\ $ (\dbg_core_inst|switches_inst|output[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux10~0_combout\);

-- Location: LCCOMB_X73_Y22_N12
\dbg_core_inst|hex_segments_inst|periph_out~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~140_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|Mux10~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~140_combout\);

-- Location: FF_X73_Y22_N13
\dbg_core_inst|hex_segments_inst|periph_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~140_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(51));

-- Location: LCCOMB_X73_Y26_N4
\dbg_core_inst|response_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~9_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(51)) # (\dbg_core_inst|hex_segments_inst|periph_out\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(51),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(51),
	combout => \dbg_core_inst|response_data~9_combout\);

-- Location: LCCOMB_X73_Y27_N24
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~13_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~13_combout\);

-- Location: FF_X73_Y27_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~13_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(47));

-- Location: LCCOMB_X74_Y26_N22
\dbg_core_inst|hex_segments_inst|periph_out~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~144_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~144_combout\);

-- Location: FF_X74_Y26_N23
\dbg_core_inst|hex_segments_inst|periph_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~144_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(47));

-- Location: LCCOMB_X73_Y26_N14
\dbg_core_inst|response_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~13_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(47)) # (\dbg_core_inst|hex_segments_inst|periph_out\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(47),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(47),
	combout => \dbg_core_inst|response_data~13_combout\);

-- Location: LCCOMB_X73_Y29_N0
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~17_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~17_combout\);

-- Location: FF_X73_Y29_N1
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(43));

-- Location: IOIBUF_X115_Y10_N1
\dbg_core_inst|switches_input[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(6),
	o => \dbg_core_inst|switches_input[6]~input_o\);

-- Location: LCCOMB_X76_Y25_N16
\dbg_core_inst|switches_inst|sw_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~7_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[6]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(6))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(6),
	datad => \dbg_core_inst|switches_input[6]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~7_combout\);

-- Location: FF_X76_Y25_N17
\dbg_core_inst|switches_inst|sw_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~7_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(6));

-- Location: LCCOMB_X76_Y25_N10
\dbg_core_inst|switches_inst|output[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[6]~6_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(6))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(6),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[6]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[6]~6_combout\);

-- Location: IOIBUF_X115_Y11_N8
\dbg_core_inst|switches_input[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(5),
	o => \dbg_core_inst|switches_input[5]~input_o\);

-- Location: LCCOMB_X76_Y25_N12
\dbg_core_inst|switches_inst|sw_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~6_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[5]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(5))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(5),
	datad => \dbg_core_inst|switches_input[5]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~6_combout\);

-- Location: FF_X76_Y25_N13
\dbg_core_inst|switches_inst|sw_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~6_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(5));

-- Location: LCCOMB_X76_Y25_N30
\dbg_core_inst|switches_inst|output[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[5]~5_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(5))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(5),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[5]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[5]~5_combout\);

-- Location: IOIBUF_X115_Y15_N1
\dbg_core_inst|switches_input[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(7),
	o => \dbg_core_inst|switches_input[7]~input_o\);

-- Location: LCCOMB_X76_Y25_N28
\dbg_core_inst|switches_inst|sw_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~8_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[7]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(7))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(7),
	datad => \dbg_core_inst|switches_input[7]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~8_combout\);

-- Location: FF_X76_Y25_N29
\dbg_core_inst|switches_inst|sw_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~8_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(7));

-- Location: LCCOMB_X76_Y25_N6
\dbg_core_inst|switches_inst|output[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[7]~7_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(7))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(7),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[7]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[7]~7_combout\);

-- Location: IOIBUF_X115_Y18_N8
\dbg_core_inst|switches_input[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(4),
	o => \dbg_core_inst|switches_input[4]~input_o\);

-- Location: LCCOMB_X76_Y25_N24
\dbg_core_inst|switches_inst|sw_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~5_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[4]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(4))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(4),
	datac => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datad => \dbg_core_inst|switches_input[4]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~5_combout\);

-- Location: FF_X76_Y25_N25
\dbg_core_inst|switches_inst|sw_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~5_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(4));

-- Location: LCCOMB_X76_Y25_N18
\dbg_core_inst|switches_inst|output[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[4]~4_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(4))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(4),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[4]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[4]~4_combout\);

-- Location: LCCOMB_X77_Y23_N6
\top_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux17~0_combout\ = (\dbg_core_inst|switches_inst|output[5]~5_combout\ & ((\dbg_core_inst|switches_inst|output[6]~6_combout\ & ((\dbg_core_inst|switches_inst|output[4]~4_combout\))) # (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & 
-- (\dbg_core_inst|switches_inst|output[7]~7_combout\ & !\dbg_core_inst|switches_inst|output[4]~4_combout\)))) # (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & 
-- (\dbg_core_inst|switches_inst|output[6]~6_combout\ $ (\dbg_core_inst|switches_inst|output[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux17~0_combout\);

-- Location: LCCOMB_X77_Y23_N16
\dbg_core_inst|hex_segments_inst|periph_out~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~148_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux17~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~148_combout\);

-- Location: FF_X77_Y23_N17
\dbg_core_inst|hex_segments_inst|periph_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~148_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(43));

-- Location: LCCOMB_X73_Y26_N26
\dbg_core_inst|response_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~17_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(43)) # (\dbg_core_inst|hex_segments_inst|periph_out\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(43),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(43),
	combout => \dbg_core_inst|response_data~17_combout\);

-- Location: LCCOMB_X69_Y25_N2
\dbg_core_inst|hex_segments_inst|periph_out~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~152_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~152_combout\);

-- Location: FF_X69_Y25_N3
\dbg_core_inst|hex_segments_inst|periph_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~152_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(39));

-- Location: LCCOMB_X73_Y29_N6
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~21_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~21_combout\);

-- Location: FF_X73_Y29_N7
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~21_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(39));

-- Location: LCCOMB_X73_Y26_N30
\dbg_core_inst|response_data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~21_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(39)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(39),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(39),
	combout => \dbg_core_inst|response_data~21_combout\);

-- Location: LCCOMB_X73_Y29_N20
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~25_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~25_combout\);

-- Location: FF_X73_Y29_N21
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~25_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(35));

-- Location: IOIBUF_X115_Y13_N8
\dbg_core_inst|switches_input[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(3),
	o => \dbg_core_inst|switches_input[3]~input_o\);

-- Location: LCCOMB_X75_Y26_N16
\dbg_core_inst|switches_inst|sw_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~4_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[3]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ 
-- & (\dbg_core_inst|dbg_if_inst|request_out\(3))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(3),
	datad => \dbg_core_inst|switches_input[3]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~4_combout\);

-- Location: FF_X75_Y26_N17
\dbg_core_inst|switches_inst|sw_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~4_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(3));

-- Location: LCCOMB_X75_Y26_N26
\dbg_core_inst|switches_inst|output[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[3]~3_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(3))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(3),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[3]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[3]~3_combout\);

-- Location: IOIBUF_X115_Y14_N1
\dbg_core_inst|switches_input[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(1),
	o => \dbg_core_inst|switches_input[1]~input_o\);

-- Location: LCCOMB_X75_Y26_N8
\dbg_core_inst|switches_inst|sw_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~2_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[1]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ 
-- & (\dbg_core_inst|dbg_if_inst|request_out\(1))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(1),
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|switches_input[1]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~2_combout\);

-- Location: FF_X75_Y26_N9
\dbg_core_inst|switches_inst|sw_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~2_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(1));

-- Location: LCCOMB_X75_Y26_N18
\dbg_core_inst|switches_inst|output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[1]~1_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(1))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(1),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[1]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[1]~1_combout\);

-- Location: IOIBUF_X115_Y17_N1
\dbg_core_inst|switches_input[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(0),
	o => \dbg_core_inst|switches_input[0]~input_o\);

-- Location: LCCOMB_X69_Y30_N4
\dbg_core_inst|switches_inst|sw_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|switches_input[0]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(0))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|switches_input[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(0),
	datac => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datad => \dbg_core_inst|switches_input[0]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~0_combout\);

-- Location: FF_X69_Y30_N5
\dbg_core_inst|switches_inst|sw_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~0_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(0));

-- Location: LCCOMB_X69_Y30_N6
\dbg_core_inst|switches_inst|output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[0]~0_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_inst|sw_state\(0)))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_input[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_input[0]~input_o\,
	datac => \dbg_core_inst|switches_inst|sw_state\(0),
	datad => \dbg_core_inst|switches_inst|swic_state~q\,
	combout => \dbg_core_inst|switches_inst|output[0]~0_combout\);

-- Location: IOIBUF_X115_Y15_N8
\dbg_core_inst|switches_input[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(2),
	o => \dbg_core_inst|switches_input[2]~input_o\);

-- Location: LCCOMB_X75_Y26_N4
\dbg_core_inst|switches_inst|sw_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~3_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[2]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ 
-- & (\dbg_core_inst|dbg_if_inst|request_out\(2))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|switches_input[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(2),
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|switches_input[2]~input_o\,
	combout => \dbg_core_inst|switches_inst|sw_state~3_combout\);

-- Location: FF_X75_Y26_N5
\dbg_core_inst|switches_inst|sw_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~3_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(2));

-- Location: LCCOMB_X75_Y26_N6
\dbg_core_inst|switches_inst|output[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|output[2]~2_combout\ = (\dbg_core_inst|switches_inst|swic_state~q\ & (\dbg_core_inst|switches_inst|sw_state\(2))) # (!\dbg_core_inst|switches_inst|swic_state~q\ & ((\dbg_core_inst|switches_input[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|switches_inst|sw_state\(2),
	datac => \dbg_core_inst|switches_inst|swic_state~q\,
	datad => \dbg_core_inst|switches_input[2]~input_o\,
	combout => \dbg_core_inst|switches_inst|output[2]~2_combout\);

-- Location: LCCOMB_X76_Y22_N6
\top_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux24~0_combout\ = (\dbg_core_inst|switches_inst|output[1]~1_combout\ & ((\dbg_core_inst|switches_inst|output[0]~0_combout\ & ((\dbg_core_inst|switches_inst|output[2]~2_combout\))) # (!\dbg_core_inst|switches_inst|output[0]~0_combout\ & 
-- (\dbg_core_inst|switches_inst|output[3]~3_combout\ & !\dbg_core_inst|switches_inst|output[2]~2_combout\)))) # (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & 
-- (\dbg_core_inst|switches_inst|output[0]~0_combout\ $ (\dbg_core_inst|switches_inst|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux24~0_combout\);

-- Location: LCCOMB_X76_Y22_N12
\dbg_core_inst|hex_segments_inst|periph_out~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~156_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux24~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~156_combout\);

-- Location: FF_X76_Y22_N13
\dbg_core_inst|hex_segments_inst|periph_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~156_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(35));

-- Location: LCCOMB_X73_Y26_N22
\dbg_core_inst|response_data~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~25_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(35)) # (\dbg_core_inst|hex_segments_inst|periph_out\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(35),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(35),
	combout => \dbg_core_inst|response_data~25_combout\);

-- Location: LCCOMB_X73_Y29_N8
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~29_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(7) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(7),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~29_combout\);

-- Location: FF_X73_Y29_N9
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~29_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(31));

-- Location: LCCOMB_X74_Y26_N24
\dbg_core_inst|hex_segments_inst|periph_out~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~160_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~160_combout\);

-- Location: FF_X74_Y26_N25
\dbg_core_inst|hex_segments_inst|periph_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~160_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(31));

-- Location: LCCOMB_X73_Y26_N28
\dbg_core_inst|response_data~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~29_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(31)) # (\dbg_core_inst|hex_segments_inst|periph_out\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(31),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(31),
	combout => \dbg_core_inst|response_data~29_combout\);

-- Location: LCCOMB_X76_Y24_N10
\top_inst|gen:uut|adderN_gen:1:add|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ = (\dbg_core_inst|switches_inst|output[8]~8_combout\ & (\dbg_core_inst|switches_inst|output[0]~0_combout\ $ (VCC))) # (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & 
-- (\dbg_core_inst|switches_inst|output[0]~0_combout\ & VCC))
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~1\ = CARRY((\dbg_core_inst|switches_inst|output[8]~8_combout\ & \dbg_core_inst|switches_inst|output[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datab => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => VCC,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~1\);

-- Location: LCCOMB_X76_Y24_N12
\top_inst|gen:uut|adderN_gen:1:add|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ = (\dbg_core_inst|switches_inst|output[9]~9_combout\ & ((\dbg_core_inst|switches_inst|output[1]~1_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~1\ & VCC)) # 
-- (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~1\)))) # (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & ((\dbg_core_inst|switches_inst|output[1]~1_combout\ & 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~1\)) # (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~1\) # (GND)))))
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~3\ = CARRY((\dbg_core_inst|switches_inst|output[9]~9_combout\ & (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~1\)) # 
-- (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~1\) # (!\dbg_core_inst|switches_inst|output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~1\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~3\);

-- Location: LCCOMB_X76_Y24_N14
\top_inst|gen:uut|adderN_gen:1:add|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ = ((\dbg_core_inst|switches_inst|output[2]~2_combout\ $ (\dbg_core_inst|switches_inst|output[10]~10_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~3\)))) # (GND)
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~5\ = CARRY((\dbg_core_inst|switches_inst|output[2]~2_combout\ & ((\dbg_core_inst|switches_inst|output[10]~10_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~3\))) # 
-- (!\dbg_core_inst|switches_inst|output[2]~2_combout\ & (\dbg_core_inst|switches_inst|output[10]~10_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	datab => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~3\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~5\);

-- Location: LCCOMB_X76_Y24_N16
\top_inst|gen:uut|adderN_gen:1:add|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ = (\dbg_core_inst|switches_inst|output[3]~3_combout\ & ((\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~5\ & VCC)) # 
-- (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~5\)))) # (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & ((\dbg_core_inst|switches_inst|output[11]~11_combout\ & 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~5\)) # (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~5\) # (GND)))))
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~7\ = CARRY((\dbg_core_inst|switches_inst|output[3]~3_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~5\)) # 
-- (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~5\) # (!\dbg_core_inst|switches_inst|output[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~5\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~7\);

-- Location: LCCOMB_X76_Y24_N18
\top_inst|gen:uut|adderN_gen:1:add|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ = ((\dbg_core_inst|switches_inst|output[12]~12_combout\ $ (\dbg_core_inst|switches_inst|output[4]~4_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~7\)))) # (GND)
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~9\ = CARRY((\dbg_core_inst|switches_inst|output[12]~12_combout\ & ((\dbg_core_inst|switches_inst|output[4]~4_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~7\))) # 
-- (!\dbg_core_inst|switches_inst|output[12]~12_combout\ & (\dbg_core_inst|switches_inst|output[4]~4_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	datab => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~7\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~9\);

-- Location: LCCOMB_X76_Y24_N20
\top_inst|gen:uut|adderN_gen:1:add|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ = (\dbg_core_inst|switches_inst|output[5]~5_combout\ & ((\dbg_core_inst|switches_inst|output[13]~13_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~9\ & VCC)) # 
-- (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~9\)))) # (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & ((\dbg_core_inst|switches_inst|output[13]~13_combout\ & 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~9\)) # (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~9\) # (GND)))))
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~11\ = CARRY((\dbg_core_inst|switches_inst|output[5]~5_combout\ & (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~9\)) # 
-- (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~9\) # (!\dbg_core_inst|switches_inst|output[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datab => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~9\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~11\);

-- Location: LCCOMB_X76_Y24_N22
\top_inst|gen:uut|adderN_gen:1:add|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ = ((\dbg_core_inst|switches_inst|output[6]~6_combout\ $ (\dbg_core_inst|switches_inst|output[14]~14_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~11\)))) # (GND)
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~13\ = CARRY((\dbg_core_inst|switches_inst|output[6]~6_combout\ & ((\dbg_core_inst|switches_inst|output[14]~14_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~11\))) # 
-- (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~11\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~13\);

-- Location: LCCOMB_X76_Y24_N24
\top_inst|gen:uut|adderN_gen:1:add|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ = (\dbg_core_inst|switches_inst|output[7]~7_combout\ & ((\dbg_core_inst|switches_inst|output[15]~15_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~13\ & VCC)) # 
-- (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~13\)))) # (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & ((\dbg_core_inst|switches_inst|output[15]~15_combout\ & 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~13\)) # (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~13\) # (GND)))))
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~15\ = CARRY((\dbg_core_inst|switches_inst|output[7]~7_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~13\)) # 
-- (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~13\) # (!\dbg_core_inst|switches_inst|output[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datab => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datad => VCC,
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~13\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	cout => \top_inst|gen:uut|adderN_gen:1:add|Add0~15\);

-- Location: LCCOMB_X77_Y24_N26
\top_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux31~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\)))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ $ (\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	combout => \top_inst|Mux31~0_combout\);

-- Location: LCCOMB_X76_Y22_N2
\dbg_core_inst|hex_segments_inst|periph_out~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~164_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux31~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~164_combout\);

-- Location: FF_X76_Y22_N3
\dbg_core_inst|hex_segments_inst|periph_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~164_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(27));

-- Location: LCCOMB_X73_Y28_N18
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~33_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(3) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(3),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~33_combout\);

-- Location: FF_X73_Y28_N19
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~33_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(27));

-- Location: LCCOMB_X73_Y26_N12
\dbg_core_inst|response_data~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~33_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(27)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(27),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(27),
	combout => \dbg_core_inst|response_data~33_combout\);

-- Location: LCCOMB_X73_Y28_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~37_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~37_combout\);

-- Location: FF_X73_Y28_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~37_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(23));

-- Location: LCCOMB_X74_Y26_N28
\dbg_core_inst|hex_segments_inst|periph_out~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~168_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~168_combout\);

-- Location: FF_X74_Y26_N29
\dbg_core_inst|hex_segments_inst|periph_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~168_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(23));

-- Location: LCCOMB_X73_Y26_N2
\dbg_core_inst|response_data~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~37_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(23)) # (\dbg_core_inst|hex_segments_inst|periph_out\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(23),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(23),
	combout => \dbg_core_inst|response_data~37_combout\);

-- Location: LCCOMB_X73_Y28_N20
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~41_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~41_combout\);

-- Location: FF_X73_Y28_N21
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~41_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(19));

-- Location: LCCOMB_X79_Y23_N6
\top_inst|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux38~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\)))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ $ (\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux38~0_combout\);

-- Location: LCCOMB_X79_Y23_N28
\dbg_core_inst|hex_segments_inst|periph_out~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~172_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux38~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~172_combout\);

-- Location: FF_X79_Y23_N29
\dbg_core_inst|hex_segments_inst|periph_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~172_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(19));

-- Location: LCCOMB_X73_Y26_N24
\dbg_core_inst|response_data~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~41_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(19)) # (\dbg_core_inst|hex_segments_inst|periph_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(19),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(19),
	combout => \dbg_core_inst|response_data~41_combout\);

-- Location: LCCOMB_X74_Y26_N6
\dbg_core_inst|hex_segments_inst|periph_out~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~176_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~176_combout\);

-- Location: FF_X74_Y26_N7
\dbg_core_inst|hex_segments_inst|periph_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~176_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(15));

-- Location: LCCOMB_X74_Y26_N16
\dbg_core_inst|ledr_inst|periph_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~38_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|ledr_inst|periph_out~38_combout\);

-- Location: FF_X74_Y26_N17
\dbg_core_inst|ledr_inst|periph_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~38_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(15));

-- Location: LCCOMB_X73_Y27_N30
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~45_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~45_combout\);

-- Location: FF_X73_Y27_N31
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~45_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(15));

-- Location: LCCOMB_X68_Y30_N18
\dbg_core_inst|switches_inst|periph_out[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out[8]~0_combout\ = ((\dbg_core_inst|periph_ledr_rd~2_combout\) # ((!\dbg_core_inst|Equal9~0_combout\) # (!\dbg_core_inst|dbg_if_inst|request_rd_valid~q\))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|periph_ledr_rd~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datad => \dbg_core_inst|Equal9~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\);

-- Location: LCCOMB_X76_Y27_N30
\dbg_core_inst|switches_inst|RotateRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|RotateRight0~0_combout\ = \dbg_core_inst|dbg_if_inst|periph_addr\(0) $ (\dbg_core_inst|dbg_if_inst|periph_addr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|switches_inst|RotateRight0~0_combout\);

-- Location: LCCOMB_X75_Y26_N24
\dbg_core_inst|switches_inst|periph_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~3_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[15]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(15),
	datab => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_input[15]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~3_combout\);

-- Location: FF_X75_Y26_N25
\dbg_core_inst|switches_inst|periph_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(15));

-- Location: LCCOMB_X74_Y26_N26
\dbg_core_inst|response_data~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~45_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(15)) # ((\dbg_core_inst|ledr_inst|periph_out\(15)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(15)) # (\dbg_core_inst|switches_inst|periph_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(15),
	datab => \dbg_core_inst|ledr_inst|periph_out\(15),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(15),
	datad => \dbg_core_inst|switches_inst|periph_out\(15),
	combout => \dbg_core_inst|response_data~45_combout\);

-- Location: LCCOMB_X73_Y26_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]~feeder_combout\ = \dbg_core_inst|response_data~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~45_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]~feeder_combout\);

-- Location: LCCOMB_X74_Y25_N0
\dbg_core_inst|switches_inst|periph_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~7_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[11]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(11),
	datac => \dbg_core_inst|switches_input[11]~input_o\,
	datad => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~7_combout\);

-- Location: FF_X74_Y25_N1
\dbg_core_inst|switches_inst|periph_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(11));

-- Location: LCCOMB_X73_Y27_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~49_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(3),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~49_combout\);

-- Location: FF_X73_Y27_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~49_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(11));

-- Location: LCCOMB_X74_Y24_N20
\dbg_core_inst|ledr_inst|periph_out~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~42_combout\ = (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledr_inst|periph_out~42_combout\);

-- Location: FF_X74_Y24_N21
\dbg_core_inst|ledr_inst|periph_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~42_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(11));

-- Location: LCCOMB_X74_Y24_N26
\dbg_core_inst|hex_segments_inst|periph_out~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~180_combout\ = (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~180_combout\);

-- Location: FF_X74_Y24_N27
\dbg_core_inst|hex_segments_inst|periph_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~180_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(11));

-- Location: LCCOMB_X74_Y24_N2
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(11),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~feeder_combout\);

-- Location: LCCOMB_X76_Y27_N18
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\ = (\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\);

-- Location: FF_X74_Y24_N3
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\);

-- Location: LCCOMB_X74_Y24_N24
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~24_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~24_combout\);

-- Location: FF_X74_Y24_N25
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(11));

-- Location: LCCOMB_X74_Y24_N14
\dbg_core_inst|response_data~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~49_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(11)) # ((\dbg_core_inst|ledr_inst|periph_out\(11)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(11)) # 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(11),
	datab => \dbg_core_inst|ledr_inst|periph_out\(11),
	datac => \dbg_core_inst|hex_segments_inst|periph_out\(11),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(11),
	combout => \dbg_core_inst|response_data~49_combout\);

-- Location: LCCOMB_X73_Y26_N10
\dbg_core_inst|response_data~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~50_combout\ = (\dbg_core_inst|switches_inst|periph_out\(11)) # (\dbg_core_inst|response_data~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(11),
	datad => \dbg_core_inst|response_data~49_combout\,
	combout => \dbg_core_inst|response_data~50_combout\);

-- Location: LCCOMB_X74_Y26_N30
\dbg_core_inst|ledr_inst|periph_out~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~46_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|ledr_inst|periph_out~46_combout\);

-- Location: FF_X74_Y26_N31
\dbg_core_inst|ledr_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~46_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(7));

-- Location: LCCOMB_X74_Y30_N12
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~53_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(7),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~53_combout\);

-- Location: FF_X74_Y30_N13
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~53_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(7));

-- Location: LCCOMB_X75_Y27_N26
\dbg_core_inst|hex_segments_inst|periph_out~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~184_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \~GND~combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~184_combout\);

-- Location: FF_X75_Y27_N27
\dbg_core_inst|hex_segments_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~184_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(7));

-- Location: LCCOMB_X76_Y27_N12
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(7),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~feeder_combout\);

-- Location: FF_X76_Y27_N13
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\);

-- Location: LCCOMB_X76_Y27_N4
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~28_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~28_combout\);

-- Location: FF_X76_Y27_N5
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~28_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(7));

-- Location: LCCOMB_X75_Y27_N12
\dbg_core_inst|response_data~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~57_combout\ = (\dbg_core_inst|ledr_inst|periph_out\(7)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(7)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(7)) # (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledr_inst|periph_out\(7),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(7),
	datac => \dbg_core_inst|hex_segments_inst|periph_out\(7),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(7),
	combout => \dbg_core_inst|response_data~57_combout\);

-- Location: LCCOMB_X75_Y27_N20
\dbg_core_inst|ledg_inst|periph_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~1_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \~GND~combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~1_combout\);

-- Location: FF_X75_Y27_N21
\dbg_core_inst|ledg_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(7));

-- Location: LCCOMB_X54_Y35_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & \dbg_core_inst|uart_emulator_inst|rx_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\);

-- Location: FF_X54_Y36_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7));

-- Location: LCCOMB_X54_Y36_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\ = CARRY(\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\);

-- Location: FF_X54_Y36_N3
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0));

-- Location: LCCOMB_X54_Y36_N4
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~1\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\);

-- Location: FF_X54_Y36_N5
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1));

-- Location: LCCOMB_X54_Y36_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~3\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\);

-- Location: FF_X54_Y36_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2));

-- Location: LCCOMB_X54_Y36_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~5\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\);

-- Location: FF_X54_Y36_N9
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3));

-- Location: LCCOMB_X54_Y36_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~7\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\);

-- Location: FF_X54_Y36_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4));

-- Location: LCCOMB_X54_Y36_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~9\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\);

-- Location: FF_X54_Y36_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5));

-- Location: LCCOMB_X54_Y36_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~11\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\);

-- Location: FF_X54_Y36_N15
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6));

-- Location: LCCOMB_X54_Y36_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~13\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\);

-- Location: LCCOMB_X55_Y36_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\ = CARRY(\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\);

-- Location: LCCOMB_X54_Y36_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2_combout\);

-- Location: LCCOMB_X54_Y36_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1_combout\);

-- Location: LCCOMB_X54_Y36_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4_combout\);

-- Location: LCCOMB_X54_Y36_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3_combout\);

-- Location: LCCOMB_X54_Y36_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~1_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~3_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5_combout\);

-- Location: FF_X55_Y36_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9));

-- Location: LCCOMB_X55_Y36_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\);

-- Location: LCCOMB_X55_Y36_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~15\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~17\);

-- Location: FF_X55_Y36_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8));

-- Location: LCCOMB_X55_Y36_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~17\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9),
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~17\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\);

-- Location: LCCOMB_X54_Y36_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~15\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~17\);

-- Location: FF_X54_Y36_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8));

-- Location: LCCOMB_X54_Y36_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~17\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9),
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~17\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\);

-- Location: FF_X54_Y36_N21
\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9));

-- Location: LCCOMB_X55_Y35_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6_combout\);

-- Location: LCCOMB_X59_Y32_N24
\dbg_core_inst|uart_emulator_inst|baud_rate_selector~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector~5_combout\ = (\dbg_core_inst|dbg_if_inst|request_out\(2)) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(2),
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~5_combout\);

-- Location: LCCOMB_X69_Y30_N22
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|dbg_if_inst|periph_addr\(3) & (\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	datac => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\);

-- Location: LCCOMB_X68_Y30_N28
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\ = ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1)) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\);

-- Location: FF_X59_Y32_N25
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~5_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2));

-- Location: LCCOMB_X59_Y32_N4
\dbg_core_inst|uart_emulator_inst|baud_rate_selector~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector~2_combout\ = (\dbg_core_inst|dbg_if_inst|request_out\(0)) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(0),
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~2_combout\);

-- Location: FF_X59_Y32_N5
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~2_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0));

-- Location: LCCOMB_X59_Y32_N10
\dbg_core_inst|uart_emulator_inst|baud_rate_selector~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector~6_combout\ = (\dbg_core_inst|dbg_if_inst|request_out\(3) & \dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|request_out\(3),
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~6_combout\);

-- Location: FF_X59_Y32_N11
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~6_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3));

-- Location: LCCOMB_X59_Y32_N6
\dbg_core_inst|uart_emulator_inst|baud_rate_selector~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector~4_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & \dbg_core_inst|dbg_if_inst|request_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(1),
	combout => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~4_combout\);

-- Location: FF_X59_Y32_N7
\dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|baud_rate_selector~4_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1));

-- Location: LCCOMB_X59_Y34_N4
\dbg_core_inst|uart_emulator_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux27~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) $ (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) $ (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux27~0_combout\);

-- Location: FF_X59_Y34_N5
\dbg_core_inst|uart_emulator_inst|clk_divisor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux27~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(2));

-- Location: LCCOMB_X59_Y34_N10
\dbg_core_inst|uart_emulator_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux28~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) $ (((!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & 
-- !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux28~0_combout\);

-- Location: FF_X59_Y34_N11
\dbg_core_inst|uart_emulator_inst|clk_divisor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux28~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(1));

-- Location: LCCOMB_X59_Y34_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\ = CARRY(\dbg_core_inst|uart_emulator_inst|clk_divisor\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(1),
	datad => VCC,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\);

-- Location: LCCOMB_X59_Y34_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(2) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(2) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~1_cout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\);

-- Location: LCCOMB_X61_Y34_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~20_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\ = CARRY(\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~20_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\);

-- Location: LCCOMB_X60_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2)) # 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0_combout\);

-- Location: LCCOMB_X60_Y35_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1) & (((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0) & (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~1_combout\);

-- Location: FF_X60_Y35_N21
\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector9~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1));

-- Location: LCCOMB_X60_Y35_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2) & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0_combout\);

-- Location: LCCOMB_X60_Y35_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0_combout\) # ((!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0) & !\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~1_combout\);

-- Location: FF_X60_Y35_N7
\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector10~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0));

-- Location: LCCOMB_X60_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0) & (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1) & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\);

-- Location: LCCOMB_X58_Y35_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector8~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector8~0_combout\);

-- Location: FF_X58_Y35_N27
\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector8~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2));

-- Location: LCCOMB_X59_Y32_N18
\dbg_core_inst|uart_emulator_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux11~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux11~0_combout\);

-- Location: FF_X59_Y32_N19
\dbg_core_inst|uart_emulator_inst|clk_divisor[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux11~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(19));

-- Location: LCCOMB_X59_Y32_N16
\dbg_core_inst|uart_emulator_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux12~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux12~0_combout\);

-- Location: FF_X59_Y32_N17
\dbg_core_inst|uart_emulator_inst|clk_divisor[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux12~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(17));

-- Location: LCCOMB_X59_Y32_N14
\dbg_core_inst|uart_emulator_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux13~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & 
-- !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux13~0_combout\);

-- Location: FF_X59_Y32_N15
\dbg_core_inst|uart_emulator_inst|clk_divisor[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux13~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(16));

-- Location: LCCOMB_X59_Y32_N0
\dbg_core_inst|uart_emulator_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux14~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux14~0_combout\);

-- Location: FF_X59_Y32_N1
\dbg_core_inst|uart_emulator_inst|clk_divisor[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux14~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(15));

-- Location: LCCOMB_X59_Y32_N2
\dbg_core_inst|uart_emulator_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux15~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux15~0_combout\);

-- Location: FF_X59_Y32_N3
\dbg_core_inst|uart_emulator_inst|clk_divisor[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux15~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(14));

-- Location: LCCOMB_X59_Y32_N12
\dbg_core_inst|uart_emulator_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux16~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) $ (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux16~0_combout\);

-- Location: FF_X59_Y32_N13
\dbg_core_inst|uart_emulator_inst|clk_divisor[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux16~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(13));

-- Location: LCCOMB_X59_Y32_N22
\dbg_core_inst|uart_emulator_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux17~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) $ (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux17~0_combout\);

-- Location: FF_X59_Y32_N23
\dbg_core_inst|uart_emulator_inst|clk_divisor[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux17~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(12));

-- Location: LCCOMB_X59_Y32_N8
\dbg_core_inst|uart_emulator_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux18~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2)) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux18~0_combout\);

-- Location: FF_X59_Y32_N9
\dbg_core_inst|uart_emulator_inst|clk_divisor[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux18~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(11));

-- Location: LCCOMB_X59_Y32_N26
\dbg_core_inst|uart_emulator_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux19~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2)) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux19~0_combout\);

-- Location: FF_X59_Y32_N27
\dbg_core_inst|uart_emulator_inst|clk_divisor[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux19~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(10));

-- Location: LCCOMB_X60_Y34_N0
\dbg_core_inst|uart_emulator_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux20~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & ((!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	combout => \dbg_core_inst|uart_emulator_inst|Mux20~0_combout\);

-- Location: FF_X60_Y34_N1
\dbg_core_inst|uart_emulator_inst|clk_divisor[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux20~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(9));

-- Location: LCCOMB_X59_Y32_N28
\dbg_core_inst|uart_emulator_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux21~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (((!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux21~0_combout\);

-- Location: FF_X59_Y32_N29
\dbg_core_inst|uart_emulator_inst|clk_divisor[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux21~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(8));

-- Location: LCCOMB_X60_Y34_N6
\dbg_core_inst|uart_emulator_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux22~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1))))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & 
-- ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) $ (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	combout => \dbg_core_inst|uart_emulator_inst|Mux22~0_combout\);

-- Location: FF_X60_Y34_N7
\dbg_core_inst|uart_emulator_inst|clk_divisor[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux22~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(7));

-- Location: LCCOMB_X60_Y34_N4
\dbg_core_inst|uart_emulator_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux23~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (((!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & 
-- \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	combout => \dbg_core_inst|uart_emulator_inst|Mux23~0_combout\);

-- Location: FF_X60_Y34_N5
\dbg_core_inst|uart_emulator_inst|clk_divisor[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux23~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(6));

-- Location: LCCOMB_X60_Y34_N2
\dbg_core_inst|uart_emulator_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux24~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & ((!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3))))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	combout => \dbg_core_inst|uart_emulator_inst|Mux24~0_combout\);

-- Location: FF_X60_Y34_N3
\dbg_core_inst|uart_emulator_inst|clk_divisor[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux24~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(5));

-- Location: LCCOMB_X59_Y34_N6
\dbg_core_inst|uart_emulator_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux25~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))) # (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) $ 
-- (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux25~0_combout\);

-- Location: FF_X59_Y34_N7
\dbg_core_inst|uart_emulator_inst|clk_divisor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux25~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(4));

-- Location: LCCOMB_X60_Y34_N8
\dbg_core_inst|uart_emulator_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux26~0_combout\ = (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & (((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & !\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) $ (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	combout => \dbg_core_inst|uart_emulator_inst|Mux26~0_combout\);

-- Location: FF_X60_Y34_N9
\dbg_core_inst|uart_emulator_inst|clk_divisor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux26~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(3));

-- Location: LCCOMB_X59_Y34_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(3) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(3) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(3)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~3\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\);

-- Location: LCCOMB_X59_Y34_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(4) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(4) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~5\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\);

-- Location: LCCOMB_X59_Y34_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(5) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(5) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(5)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~7\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\);

-- Location: LCCOMB_X59_Y34_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(6) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(6) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~9\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\);

-- Location: LCCOMB_X59_Y34_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(7) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(7) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(7)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~11\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\);

-- Location: LCCOMB_X59_Y34_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(8) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(8) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~13\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\);

-- Location: LCCOMB_X59_Y34_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(9) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(9) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(9)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(9),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~15\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\);

-- Location: LCCOMB_X59_Y33_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(10) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(10) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(10) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(10),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~17\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\);

-- Location: LCCOMB_X59_Y33_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(11) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(11) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(11)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(11),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~19\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\);

-- Location: LCCOMB_X59_Y33_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(12) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(12) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(12) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(12),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~21\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\);

-- Location: LCCOMB_X59_Y33_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(13) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(13) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(13)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(13),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~23\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\);

-- Location: LCCOMB_X59_Y33_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(14) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(14) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(14) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(14),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~25\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\);

-- Location: LCCOMB_X59_Y33_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(15) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(15) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(15)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(15),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~27\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\);

-- Location: LCCOMB_X59_Y33_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(16) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(16) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(16) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(16),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~29\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\);

-- Location: LCCOMB_X59_Y33_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(17) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(17) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(17)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(17),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~31\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\);

-- Location: LCCOMB_X59_Y33_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\ = !\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~35\ = CARRY(!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~33\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~35\);

-- Location: LCCOMB_X59_Y33_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~35\ $ (\dbg_core_inst|uart_emulator_inst|clk_divisor\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|clk_divisor\(19),
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~35\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\);

-- Location: LCCOMB_X61_Y34_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~24_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~24_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\);

-- Location: LCCOMB_X61_Y34_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~26_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~25\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~26_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\);

-- Location: LCCOMB_X63_Y28_N0
\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~0_combout\ = !\~GND~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \~GND~combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~0_combout\);

-- Location: FF_X63_Y28_N1
\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~q\);

-- Location: FF_X62_Y35_N17
\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[1]~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\);

-- Location: LCCOMB_X61_Y33_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\ $ (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\);

-- Location: LCCOMB_X60_Y35_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(1),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0_combout\);

-- Location: LCCOMB_X60_Y34_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\ = CARRY(\dbg_core_inst|uart_emulator_inst|clk_divisor\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(2),
	datad => VCC,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\);

-- Location: LCCOMB_X60_Y34_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(3) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(3) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(3) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~1_cout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\);

-- Location: LCCOMB_X60_Y34_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(4) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(4) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(4)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~3\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\);

-- Location: LCCOMB_X60_Y34_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(5) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(5) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(5) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~5\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\);

-- Location: LCCOMB_X60_Y34_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(6) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(6) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(6)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~7\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\);

-- Location: LCCOMB_X60_Y34_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(7) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(7) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(7) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~9\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\);

-- Location: LCCOMB_X60_Y34_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(8) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(8) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(8)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~11\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\);

-- Location: LCCOMB_X60_Y34_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(9) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(9) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(9) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(9),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~13\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\);

-- Location: LCCOMB_X60_Y34_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(10) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(10) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(10)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(10),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~15\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\);

-- Location: LCCOMB_X60_Y33_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(11) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(11) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(11) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(11),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~17\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\);

-- Location: LCCOMB_X60_Y33_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(12) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(12) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(12)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(12),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~19\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\);

-- Location: LCCOMB_X60_Y33_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(13) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(13) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(13) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(13),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~21\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\);

-- Location: LCCOMB_X60_Y33_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(14) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(14) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(14)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(14),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~23\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\);

-- Location: LCCOMB_X60_Y33_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(15) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(15) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(15) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(15),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~25\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\);

-- Location: LCCOMB_X60_Y33_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(16) & ((GND) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(16) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\ = CARRY((\dbg_core_inst|uart_emulator_inst|clk_divisor\(16)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(16),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~27\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\);

-- Location: LCCOMB_X60_Y33_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(17) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(17) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(17) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(17),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~29\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\);

-- Location: LCCOMB_X60_Y34_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~16_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~14_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0_combout\);

-- Location: LCCOMB_X60_Y33_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30_combout\ $ (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~30_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1_combout\);

-- Location: LCCOMB_X60_Y33_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~18_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~20_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7_combout\);

-- Location: LCCOMB_X60_Y33_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\ $ (GND)
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\ = CARRY(!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~31\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\);

-- Location: LCCOMB_X61_Y34_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(2) $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1))))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(2) $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(1),
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(2),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3_combout\);

-- Location: LCCOMB_X61_Y34_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~6_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4_combout\);

-- Location: LCCOMB_X61_Y34_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2_combout\ 
-- $ (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~4_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5_combout\);

-- Location: LCCOMB_X60_Y34_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~8_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2_combout\);

-- Location: LCCOMB_X60_Y32_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12_combout\ $ (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~5_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6_combout\);

-- Location: LCCOMB_X60_Y33_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~7_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~32_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8_combout\);

-- Location: LCCOMB_X59_Y33_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~24_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~22_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9_combout\);

-- Location: LCCOMB_X59_Y33_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~26_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~28_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10_combout\);

-- Location: LCCOMB_X60_Y33_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(19) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(19) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~35\ = CARRY((!\dbg_core_inst|uart_emulator_inst|clk_divisor\(19) & !\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(19),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~33\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~35\);

-- Location: LCCOMB_X60_Y33_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18) 
-- $ (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~9_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~34_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11_combout\);

-- Location: LCCOMB_X60_Y33_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~35\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36_combout\);

-- Location: LCCOMB_X60_Y33_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36_combout\ $ (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add0~36_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12_combout\);

-- Location: LCCOMB_X60_Y33_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~1_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\);

-- Location: LCCOMB_X62_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~3_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~3_combout\);

-- Location: FF_X62_Y35_N13
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X60_Y35_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0_combout\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\) # 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~1_combout\);

-- Location: FF_X60_Y35_N29
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector4~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\);

-- Location: LCCOMB_X61_Y35_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\) # 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15_combout\);

-- Location: LCCOMB_X62_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\) # (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\);

-- Location: LCCOMB_X62_Y35_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14_combout\);

-- Location: LCCOMB_X62_Y35_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14_combout\) # 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~15_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~14_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\);

-- Location: LCCOMB_X62_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\);

-- Location: LCCOMB_X62_Y35_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~17_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\ & (((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~16_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~17_combout\);

-- Location: FF_X62_Y35_N15
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X62_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0_combout\);

-- Location: LCCOMB_X61_Y33_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1_combout\);

-- Location: LCCOMB_X59_Y34_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5_combout\);

-- Location: LCCOMB_X59_Y33_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8_combout\);

-- Location: LCCOMB_X59_Y33_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7_combout\);

-- Location: LCCOMB_X59_Y33_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6_combout\);

-- Location: LCCOMB_X59_Y33_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~5_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~7_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\);

-- Location: LCCOMB_X61_Y33_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\);

-- Location: LCCOMB_X61_Y33_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~1_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2_combout\);

-- Location: LCCOMB_X62_Y35_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5_combout\);

-- Location: LCCOMB_X62_Y35_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr0~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~3_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4_combout\);

-- Location: LCCOMB_X62_Y35_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2_combout\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4_combout\) # 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector2~13_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~5_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\);

-- Location: LCCOMB_X62_Y35_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~7_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\) # (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~7_combout\);

-- Location: FF_X62_Y35_N7
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\);

-- Location: LCCOMB_X61_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\);

-- Location: FF_X61_Y34_N19
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3));

-- Location: LCCOMB_X61_Y34_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~28_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[3]~27\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~28_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\);

-- Location: FF_X61_Y34_N21
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~28_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4));

-- Location: LCCOMB_X61_Y34_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~30_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[4]~29\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~30_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\);

-- Location: FF_X61_Y34_N23
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~30_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5));

-- Location: LCCOMB_X61_Y34_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~32_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[5]~31\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~32_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\);

-- Location: FF_X61_Y34_N25
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~32_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6));

-- Location: LCCOMB_X61_Y34_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~34_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[6]~33\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~34_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\);

-- Location: FF_X61_Y34_N27
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~34_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7));

-- Location: LCCOMB_X61_Y34_N28
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~36_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[7]~35\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~36_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\);

-- Location: FF_X61_Y34_N29
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~36_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(8));

-- Location: LCCOMB_X61_Y34_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~38_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[8]~37\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~38_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\);

-- Location: FF_X61_Y34_N31
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~38_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(9));

-- Location: LCCOMB_X61_Y33_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~40_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[9]~39\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~40_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\);

-- Location: FF_X61_Y33_N1
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~40_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(10));

-- Location: LCCOMB_X61_Y33_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~42_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[10]~41\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~42_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\);

-- Location: FF_X61_Y33_N3
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~42_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(11));

-- Location: LCCOMB_X61_Y33_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~44_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[11]~43\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~44_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\);

-- Location: FF_X61_Y33_N5
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~44_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(12));

-- Location: LCCOMB_X61_Y33_N6
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~46_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[12]~45\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~46_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\);

-- Location: FF_X61_Y33_N7
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~46_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(13));

-- Location: LCCOMB_X61_Y33_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~48_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[13]~47\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~48_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\);

-- Location: FF_X61_Y33_N9
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~48_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(14));

-- Location: LCCOMB_X61_Y33_N10
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~50_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[14]~49\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~50_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\);

-- Location: FF_X61_Y33_N11
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~50_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(15));

-- Location: LCCOMB_X61_Y33_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~52_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[15]~51\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~52_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\);

-- Location: FF_X61_Y33_N13
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~52_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(16));

-- Location: LCCOMB_X61_Y33_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~54_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[16]~53\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~54_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\);

-- Location: FF_X61_Y33_N15
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~54_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(17));

-- Location: LCCOMB_X61_Y33_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~56_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~57\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18) & !\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[17]~55\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~56_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~57\);

-- Location: FF_X61_Y33_N17
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~56_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18));

-- Location: LCCOMB_X61_Y33_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]~58_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~57\ $ (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19),
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[18]~57\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]~58_combout\);

-- Location: FF_X61_Y33_N19
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[19]~58_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19));

-- Location: LCCOMB_X61_Y33_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(18),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\);

-- Location: LCCOMB_X60_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\);

-- Location: LCCOMB_X60_Y35_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2) & ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\) # 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2) & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|bit_cnt\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~1_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~2_combout\);

-- Location: FF_X60_Y35_N3
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector6~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\);

-- Location: LCCOMB_X60_Y35_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_DATA_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1_combout\);

-- Location: LCCOMB_X60_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~1_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~13_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~2_combout\);

-- Location: FF_X60_Y35_N9
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\);

-- Location: LCCOMB_X62_Y35_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\);

-- Location: LCCOMB_X62_Y35_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\) # 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector3~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.IDLE~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0_combout\);

-- Location: LCCOMB_X62_Y35_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0_combout\) # ((!\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\ & !\dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector0~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~1_combout\);

-- Location: FF_X62_Y35_N3
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\);

-- Location: LCCOMB_X60_Y35_N30
\dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\) # ((\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\);

-- Location: FF_X61_Y34_N13
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0));

-- Location: LCCOMB_X61_Y34_N14
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~22_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[0]~21\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~22_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~23\);

-- Location: FF_X61_Y34_N15
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[1]~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1));

-- Location: FF_X61_Y34_N17
\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt[2]~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|rx_inst|WideOr2~combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt_next~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2));

-- Location: LCCOMB_X59_Y34_N8
\dbg_core_inst|uart_emulator_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Mux29~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & ((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3))) # 
-- (!\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0) & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datab => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	combout => \dbg_core_inst|uart_emulator_inst|Mux29~0_combout\);

-- Location: FF_X59_Y34_N9
\dbg_core_inst|uart_emulator_inst|clk_divisor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|Mux29~0_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|clk_divisor\(0));

-- Location: LCCOMB_X61_Y34_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1_combout\ = (\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0))))) # (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|clk_divisor\(1),
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(0),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1_combout\);

-- Location: LCCOMB_X61_Y34_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4) & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(3),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(4),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2_combout\);

-- Location: LCCOMB_X61_Y34_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(2),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~1_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3_combout\);

-- Location: LCCOMB_X59_Y34_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(5),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(6),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0_combout\);

-- Location: LCCOMB_X59_Y34_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~3_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\);

-- Location: LCCOMB_X61_Y33_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|clk_cnt\(19),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12_combout\);

-- Location: LCCOMB_X60_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~12_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Equal1~9_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~0_combout\);

-- Location: FF_X60_Y35_N25
\dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|Selector5~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\);

-- Location: LCCOMB_X59_Y36_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~feeder_combout\);

-- Location: FF_X59_Y36_N9
\dbg_core_inst|uart_emulator_inst|rx_inst|data_new\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\);

-- Location: LCCOMB_X55_Y35_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & !\dbg_core_inst|uart_emulator_inst|rx_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0_combout\);

-- Location: LCCOMB_X58_Y35_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0_combout\) # ((\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6_combout\ & \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~5_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~6_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\);

-- Location: FF_X58_Y35_N1
\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\);

-- Location: LCCOMB_X55_Y36_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\);

-- Location: FF_X55_Y36_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0));

-- Location: LCCOMB_X55_Y36_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~1\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\);

-- Location: FF_X55_Y36_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1));

-- Location: LCCOMB_X55_Y36_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~3\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\);

-- Location: FF_X55_Y36_N15
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2));

-- Location: LCCOMB_X55_Y36_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~5\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\);

-- Location: FF_X55_Y36_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3));

-- Location: LCCOMB_X55_Y36_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~7\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\);

-- Location: FF_X55_Y36_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4));

-- Location: LCCOMB_X55_Y36_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~9\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\);

-- Location: FF_X55_Y36_N21
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5));

-- Location: LCCOMB_X55_Y36_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~11\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~13\);

-- Location: FF_X55_Y36_N23
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6));

-- Location: FF_X55_Y36_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7));

-- Location: LCCOMB_X54_Y35_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\ $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0_combout\);

-- Location: LCCOMB_X54_Y35_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3_combout\);

-- Location: LCCOMB_X54_Y35_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4_combout\);

-- Location: LCCOMB_X54_Y35_N4
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5_combout\);

-- Location: LCCOMB_X54_Y35_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\ $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~3_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~5_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6_combout\);

-- Location: LCCOMB_X56_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1_combout\);

-- Location: LCCOMB_X55_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~1_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2_combout\);

-- Location: LCCOMB_X54_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~7_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~6_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~7_combout\);

-- Location: FF_X54_Y35_N9
\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_next~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\);

-- Location: LCCOMB_X54_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7))))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(7),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\);

-- Location: LCCOMB_X55_Y36_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~14_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\);

-- Location: LCCOMB_X54_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6)))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(6),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\);

-- Location: LCCOMB_X55_Y36_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~12_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\);

-- Location: LCCOMB_X54_Y35_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5))))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(5),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\);

-- Location: LCCOMB_X56_Y35_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~10_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\);

-- Location: LCCOMB_X55_Y36_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4)))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\);

-- Location: LCCOMB_X54_Y35_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4))))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(4),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\);

-- Location: LCCOMB_X54_Y35_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3)))))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(3),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\);

-- Location: LCCOMB_X55_Y36_N4
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~6_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\);

-- Location: LCCOMB_X54_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2)))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\);

-- Location: LCCOMB_X55_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~4_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\);

-- Location: LCCOMB_X54_Y35_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\);

-- Location: LCCOMB_X55_Y36_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\);

-- Location: LCCOMB_X55_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\))))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\);

-- Location: LCCOMB_X54_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0)))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\);

-- Location: LCCOMB_X58_Y35_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ & ((GND) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\,
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\);

-- Location: LCCOMB_X58_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\) # (GND))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\))))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\);

-- Location: LCCOMB_X58_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ & !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\);

-- Location: LCCOMB_X58_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\) # (GND))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\))))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\);

-- Location: LCCOMB_X58_Y35_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\);

-- Location: LCCOMB_X58_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\) # (GND))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\))))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\);

-- Location: LCCOMB_X58_Y35_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ & !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\);

-- Location: LCCOMB_X58_Y35_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\) # (GND))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\))))
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\);

-- Location: FF_X58_Y35_N21
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\);

-- Location: FF_X65_Y32_N19
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8));

-- Location: LCCOMB_X65_Y32_N2
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\ = CARRY(\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\);

-- Location: FF_X65_Y32_N3
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0));

-- Location: LCCOMB_X65_Y32_N4
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~1\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\);

-- Location: FF_X65_Y32_N5
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1));

-- Location: LCCOMB_X65_Y32_N6
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~3\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\);

-- Location: FF_X65_Y32_N7
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2));

-- Location: LCCOMB_X65_Y32_N8
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~5\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\);

-- Location: FF_X65_Y32_N9
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3));

-- Location: LCCOMB_X65_Y32_N10
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~7\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\);

-- Location: FF_X65_Y32_N11
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4));

-- Location: LCCOMB_X65_Y32_N12
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~9\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\);

-- Location: FF_X65_Y32_N13
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5));

-- Location: LCCOMB_X65_Y32_N14
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~11\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\);

-- Location: FF_X65_Y32_N15
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6));

-- Location: LCCOMB_X65_Y32_N16
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~13\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\);

-- Location: LCCOMB_X65_Y32_N18
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~15\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~17\);

-- Location: FF_X65_Y32_N21
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9));

-- Location: LCCOMB_X65_Y32_N20
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~17\ $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9),
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~17\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\);

-- Location: LCCOMB_X67_Y32_N8
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\ = CARRY(\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\);

-- Location: LCCOMB_X66_Y32_N12
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5))))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2_combout\);

-- Location: LCCOMB_X66_Y32_N2
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1_combout\);

-- Location: LCCOMB_X66_Y32_N14
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6))))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\ 
-- $ (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3_combout\);

-- Location: LCCOMB_X66_Y32_N24
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0_combout\);

-- Location: LCCOMB_X66_Y32_N8
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3_combout\ & \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~1_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~3_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4_combout\);

-- Location: LCCOMB_X66_Y31_N10
\dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8) $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y31_N4
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5_combout\ = (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9) $ (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Equal0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5_combout\);

-- Location: LCCOMB_X68_Y30_N2
\dbg_core_inst|uart_emulator_inst|tx_wr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_wr~2_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|uart_emulator_inst|baud_rate_selector[1]~3_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_wr~2_combout\);

-- Location: FF_X68_Y30_N3
\dbg_core_inst|uart_emulator_inst|tx_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_wr~2_combout\,
	ena => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_wr~q\);

-- Location: LCCOMB_X67_Y32_N0
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_wr~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~5_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~6_combout\);

-- Location: FF_X67_Y32_N1
\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_next~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\);

-- Location: LCCOMB_X58_Y34_N12
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~20_combout\ = \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0) $ (VCC)
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\ = CARRY(\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~20_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\);

-- Location: LCCOMB_X58_Y33_N28
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16))))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17),
	datab => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~30_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~32_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\);

-- Location: LCCOMB_X58_Y34_N6
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~10_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6),
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3_combout\);

-- Location: LCCOMB_X58_Y34_N0
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(0) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1))))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0) & (!\dbg_core_inst|uart_emulator_inst|clk_divisor\(0) & (\dbg_core_inst|uart_emulator_inst|clk_divisor\(1) $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0),
	datab => \dbg_core_inst|uart_emulator_inst|clk_divisor\(1),
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|clk_divisor\(0),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y34_N4
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5),
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~6_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2_combout\);

-- Location: LCCOMB_X58_Y34_N10
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1_combout\);

-- Location: LCCOMB_X58_Y34_N8
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~3_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~1_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\);

-- Location: LCCOMB_X58_Y33_N22
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~20_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~18_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7_combout\);

-- Location: LCCOMB_X58_Y34_N2
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9) & (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9) & (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9),
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~16_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~14_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6_combout\);

-- Location: LCCOMB_X58_Y33_N24
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~7_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~26_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8_combout\);

-- Location: LCCOMB_X58_Y33_N20
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~24_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13),
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~22_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5_combout\);

-- Location: LCCOMB_X58_Y33_N26
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15),
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~28_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~5_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\);

-- Location: LCCOMB_X58_Y32_N22
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0_combout\);

-- Location: LCCOMB_X58_Y32_N2
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0_combout\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~1_combout\);

-- Location: FF_X58_Y32_N3
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector2~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\);

-- Location: LCCOMB_X58_Y32_N4
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector3~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\ & \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.SEND_START_BIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector3~0_combout\);

-- Location: FF_X58_Y32_N5
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector3~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\);

-- Location: LCCOMB_X58_Y32_N18
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector38~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((!\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\ & \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector38~0_combout\);

-- Location: FF_X58_Y32_N19
\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector38~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0));

-- Location: LCCOMB_X58_Y32_N0
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector37~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1) $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0))))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector37~0_combout\);

-- Location: FF_X58_Y32_N1
\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector37~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1));

-- Location: LCCOMB_X58_Y32_N20
\dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(1),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(0),
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X58_Y32_N30
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector36~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector36~2_combout\);

-- Location: FF_X58_Y32_N31
\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector36~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2));

-- Location: LCCOMB_X58_Y32_N16
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2) & (\dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\ & ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2) & (((!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2),
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0_combout\);

-- Location: LCCOMB_X58_Y32_N24
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector4~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\) # 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\ & !\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector4~2_combout\);

-- Location: FF_X58_Y32_N25
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector4~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\);

-- Location: LCCOMB_X58_Y32_N26
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~0_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~1_combout\);

-- Location: FF_X58_Y32_N27
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector5~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\);

-- Location: LCCOMB_X58_Y32_N12
\dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\) # 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\) # (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\);

-- Location: FF_X58_Y34_N13
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(0));

-- Location: LCCOMB_X58_Y34_N14
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~22_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[0]~21\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~22_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\);

-- Location: FF_X58_Y34_N15
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(1));

-- Location: LCCOMB_X58_Y34_N16
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~24_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[1]~23\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~24_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\);

-- Location: FF_X58_Y34_N17
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(2));

-- Location: LCCOMB_X58_Y34_N18
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~26_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[2]~25\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~26_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\);

-- Location: FF_X58_Y34_N19
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(3));

-- Location: LCCOMB_X58_Y34_N20
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~28_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[3]~27\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~28_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\);

-- Location: FF_X58_Y34_N21
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~28_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(4));

-- Location: LCCOMB_X58_Y34_N22
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~30_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[4]~29\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~30_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\);

-- Location: FF_X58_Y34_N23
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~30_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(5));

-- Location: LCCOMB_X58_Y34_N24
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~32_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[5]~31\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~32_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\);

-- Location: FF_X58_Y34_N25
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~32_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(6));

-- Location: LCCOMB_X58_Y34_N26
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~34_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[6]~33\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~34_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\);

-- Location: FF_X58_Y34_N27
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~34_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(7));

-- Location: LCCOMB_X58_Y34_N28
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~36_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[7]~35\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~36_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\);

-- Location: FF_X58_Y34_N29
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~36_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(8));

-- Location: LCCOMB_X58_Y34_N30
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~38_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[8]~37\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~38_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\);

-- Location: FF_X58_Y34_N31
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~38_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(9));

-- Location: LCCOMB_X58_Y33_N0
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~40_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[9]~39\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~40_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\);

-- Location: FF_X58_Y33_N1
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~40_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(10));

-- Location: LCCOMB_X58_Y33_N2
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~42_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[10]~41\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~42_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\);

-- Location: FF_X58_Y33_N3
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~42_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(11));

-- Location: LCCOMB_X58_Y33_N4
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~44_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[11]~43\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~44_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\);

-- Location: FF_X58_Y33_N5
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~44_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(12));

-- Location: LCCOMB_X58_Y33_N6
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~46_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[12]~45\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~46_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\);

-- Location: FF_X58_Y33_N7
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~46_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(13));

-- Location: LCCOMB_X58_Y33_N8
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~48_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[13]~47\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~48_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\);

-- Location: FF_X58_Y33_N9
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~48_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(14));

-- Location: LCCOMB_X58_Y33_N10
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~50_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[14]~49\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~50_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\);

-- Location: FF_X58_Y33_N11
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~50_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(15));

-- Location: LCCOMB_X58_Y33_N12
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~52_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[15]~51\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~52_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\);

-- Location: FF_X58_Y33_N13
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~52_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(16));

-- Location: LCCOMB_X58_Y33_N14
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~54_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17) & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[16]~53\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~54_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\);

-- Location: FF_X58_Y33_N15
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~54_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(17));

-- Location: LCCOMB_X58_Y33_N16
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~56_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~57\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18) & !\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[17]~55\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~56_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~57\);

-- Location: FF_X58_Y33_N17
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~56_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18));

-- Location: LCCOMB_X58_Y33_N18
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]~58_combout\ = \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~57\ $ (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19),
	cin => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[18]~57\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]~58_combout\);

-- Location: FF_X58_Y33_N19
\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt[19]~58_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sclr => \dbg_core_inst|uart_emulator_inst|tx_inst|WideOr0~1_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19));

-- Location: LCCOMB_X58_Y33_N30
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19) & (\dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18) $ 
-- (!\dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~36_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(18),
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|clk_cnt\(19),
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|Add1~34_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\);

-- Location: LCCOMB_X58_Y32_N6
\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~11_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~9_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\);

-- Location: LCCOMB_X58_Y32_N28
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector6~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2) & 
-- \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|LessThan0~0_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|bit_cnt\(2),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector6~0_combout\);

-- Location: FF_X58_Y32_N29
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector6~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\);

-- Location: LCCOMB_X58_Y32_N8
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector7~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- !\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector7~0_combout\);

-- Location: FF_X58_Y32_N9
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector7~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\);

-- Location: LCCOMB_X58_Y32_N10
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector0~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\) # ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector0~0_combout\);

-- Location: FF_X58_Y32_N11
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\);

-- Location: LCCOMB_X58_Y32_N14
\dbg_core_inst|uart_emulator_inst|tx_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Selector1~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.IDLE~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.TRANSMIT_STOP~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|Equal0~12_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector1~0_combout\);

-- Location: FF_X58_Y32_N15
\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_inst|Selector1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\);

-- Location: LCCOMB_X66_Y31_N0
\dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\);

-- Location: FF_X67_Y32_N9
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0));

-- Location: LCCOMB_X67_Y32_N10
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~1\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\);

-- Location: FF_X67_Y32_N11
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1));

-- Location: LCCOMB_X67_Y32_N12
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~3\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\);

-- Location: FF_X67_Y32_N13
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2));

-- Location: LCCOMB_X67_Y32_N14
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~5\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\);

-- Location: FF_X67_Y32_N15
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3));

-- Location: LCCOMB_X67_Y32_N16
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~7\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\);

-- Location: FF_X67_Y32_N17
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4));

-- Location: LCCOMB_X67_Y32_N18
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~9\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\);

-- Location: FF_X67_Y32_N19
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5));

-- Location: LCCOMB_X67_Y32_N20
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~11\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\);

-- Location: FF_X67_Y32_N21
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6));

-- Location: LCCOMB_X67_Y32_N22
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7) & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\) # (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~13\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\);

-- Location: FF_X67_Y32_N23
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7));

-- Location: LCCOMB_X67_Y32_N24
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\ $ (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8) & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\ & VCC))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~17\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8) & !\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8),
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~15\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~17\);

-- Location: FF_X67_Y32_N25
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8));

-- Location: LCCOMB_X67_Y32_N26
\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9) $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9),
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~17\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\);

-- Location: FF_X67_Y32_N27
\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9));

-- Location: LCCOMB_X67_Y32_N2
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9))))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6_combout\);

-- Location: LCCOMB_X66_Y32_N10
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1) & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1_combout\);

-- Location: LCCOMB_X66_Y32_N20
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3) $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2_combout\);

-- Location: LCCOMB_X66_Y32_N22
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5))))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3_combout\);

-- Location: LCCOMB_X66_Y32_N16
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7))))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6) & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\ $ 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4_combout\);

-- Location: LCCOMB_X66_Y32_N26
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3_combout\ & \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~1_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~2_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~3_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5_combout\);

-- Location: LCCOMB_X63_Y32_N10
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0_combout\ = (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0_combout\);

-- Location: LCCOMB_X63_Y32_N8
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0_combout\) # ((\dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~6_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~5_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\);

-- Location: FF_X63_Y32_N9
\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\);

-- Location: LCCOMB_X65_Y32_N0
\dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\ = (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & \dbg_core_inst|uart_emulator_inst|tx_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\);

-- Location: FF_X65_Y32_N17
\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|tx_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7));

-- Location: LCCOMB_X65_Y32_N26
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~14_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(7),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\);

-- Location: LCCOMB_X66_Y32_N30
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~14_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(7),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\);

-- Location: LCCOMB_X65_Y32_N28
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~12_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(6),
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\);

-- Location: LCCOMB_X67_Y32_N4
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(6),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\);

-- Location: LCCOMB_X67_Y32_N6
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~10_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(5),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\);

-- Location: LCCOMB_X65_Y32_N22
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\))))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(5),
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\);

-- Location: LCCOMB_X63_Y32_N6
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(4),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~8_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\);

-- Location: LCCOMB_X63_Y32_N4
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(4),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\);

-- Location: LCCOMB_X65_Y32_N30
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(3),
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\);

-- Location: LCCOMB_X66_Y32_N28
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~6_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(3),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\);

-- Location: LCCOMB_X66_Y32_N6
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~4_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(2),
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\);

-- Location: LCCOMB_X65_Y32_N24
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(2),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\);

-- Location: LCCOMB_X66_Y32_N0
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~2_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(1),
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\);

-- Location: LCCOMB_X67_Y32_N28
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(1),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\);

-- Location: LCCOMB_X66_Y32_N4
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0)))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(0),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\);

-- Location: LCCOMB_X66_Y32_N18
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(0),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\);

-- Location: LCCOMB_X63_Y32_N12
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ & ((GND) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[0]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[0]~0_combout\,
	datad => VCC,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\);

-- Location: LCCOMB_X63_Y32_N14
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\ & VCC)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\) # (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\))))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\ & !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[1]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[1]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\);

-- Location: LCCOMB_X63_Y32_N16
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\ & !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[2]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[2]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\);

-- Location: LCCOMB_X63_Y32_N18
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\ & VCC)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\) # (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\))))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\ & !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[3]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[3]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\);

-- Location: LCCOMB_X63_Y32_N20
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[4]~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[4]~0_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\);

-- Location: LCCOMB_X63_Y32_N22
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\) # (GND))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\ & VCC)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\))))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[5]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[5]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\);

-- Location: LCCOMB_X63_Y32_N24
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[6]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[6]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\);

-- Location: LCCOMB_X63_Y32_N26
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\ & VCC)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\) # (GND))) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\))))
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\ & !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[7]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[7]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\);

-- Location: FF_X63_Y32_N27
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\);

-- Location: FF_X63_Y32_N25
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\);

-- Location: FF_X63_Y32_N23
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\);

-- Location: FF_X63_Y32_N21
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\);

-- Location: FF_X63_Y32_N19
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\);

-- Location: FF_X63_Y32_N17
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\);

-- Location: FF_X63_Y32_N15
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\);

-- Location: FF_X63_Y32_N13
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\);

-- Location: LCCOMB_X62_Y32_N10
\dbg_core_inst|uart_emulator_inst|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~1_cout\ = CARRY(!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\,
	datad => VCC,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~1_cout\);

-- Location: LCCOMB_X62_Y32_N12
\dbg_core_inst|uart_emulator_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\ & ((\dbg_core_inst|uart_emulator_inst|Add0~1_cout\) # (GND))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~1_cout\))
-- \dbg_core_inst|uart_emulator_inst|Add0~3\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\) # (!\dbg_core_inst|uart_emulator_inst|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~1_cout\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~2_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~3\);

-- Location: LCCOMB_X62_Y32_N14
\dbg_core_inst|uart_emulator_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~4_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~3\ & VCC)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\ & (\dbg_core_inst|uart_emulator_inst|Add0~3\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|Add0~5\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\ & !\dbg_core_inst|uart_emulator_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~3\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~4_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~5\);

-- Location: LCCOMB_X62_Y32_N16
\dbg_core_inst|uart_emulator_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~6_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\ & ((\dbg_core_inst|uart_emulator_inst|Add0~5\) # (GND))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~5\))
-- \dbg_core_inst|uart_emulator_inst|Add0~7\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\) # (!\dbg_core_inst|uart_emulator_inst|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~5\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~6_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~7\);

-- Location: LCCOMB_X62_Y32_N18
\dbg_core_inst|uart_emulator_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~8_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~7\ & VCC)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\ & (\dbg_core_inst|uart_emulator_inst|Add0~7\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|Add0~9\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\ & !\dbg_core_inst|uart_emulator_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~7\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~8_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~9\);

-- Location: LCCOMB_X62_Y32_N20
\dbg_core_inst|uart_emulator_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~10_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\ & ((\dbg_core_inst|uart_emulator_inst|Add0~9\) # (GND))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~9\))
-- \dbg_core_inst|uart_emulator_inst|Add0~11\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\) # (!\dbg_core_inst|uart_emulator_inst|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~9\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~10_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~11\);

-- Location: LCCOMB_X62_Y32_N22
\dbg_core_inst|uart_emulator_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~12_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~11\ & VCC)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\ & (\dbg_core_inst|uart_emulator_inst|Add0~11\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|Add0~13\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\ & !\dbg_core_inst|uart_emulator_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~11\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~12_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~13\);

-- Location: LCCOMB_X62_Y32_N24
\dbg_core_inst|uart_emulator_inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~14_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\ & ((\dbg_core_inst|uart_emulator_inst|Add0~13\) # (GND))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~13\))
-- \dbg_core_inst|uart_emulator_inst|Add0~15\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\) # (!\dbg_core_inst|uart_emulator_inst|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~13\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~14_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~15\);

-- Location: LCCOMB_X62_Y32_N8
\dbg_core_inst|uart_emulator_inst|periph_out[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[7]~1_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|Add0~14_combout\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|Add0~14_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[7]~1_combout\);

-- Location: LCCOMB_X62_Y35_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]~0_combout\ = !\dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_synchronizer:rx_sync_vector[2]~q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]~0_combout\);

-- Location: FF_X62_Y35_N9
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[7]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(7));

-- Location: LCCOMB_X55_Y38_N0
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]~feeder_combout\);

-- Location: FF_X55_Y38_N1
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[7]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(7));

-- Location: FF_X52_Y38_N1
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(35));

-- Location: LCCOMB_X56_Y35_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X56_Y35_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X56_Y35_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X56_Y35_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(9));

-- Location: FF_X56_Y35_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X56_Y35_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X56_Y35_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X56_Y35_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(11) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(12) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(9) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(10))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(11) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(12) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(9) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(11),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(9),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(12),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(10),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31_combout\);

-- Location: LCCOMB_X53_Y37_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~4_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X53_Y37_N23
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[6]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(6));

-- Location: FF_X53_Y37_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(5));

-- Location: FF_X53_Y37_N21
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X53_Y37_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X53_Y37_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(7));

-- Location: LCCOMB_X53_Y37_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(6) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(5) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(8) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(7))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(5) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(8) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(6),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(5),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(8),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30_combout\);

-- Location: LCCOMB_X53_Y37_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X53_Y37_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(15));

-- Location: FF_X53_Y37_N1
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(13));

-- Location: FF_X53_Y37_N31
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(14));

-- Location: FF_X53_Y37_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X53_Y37_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(15) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(16) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(13) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(14))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(15) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(16) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(13) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(15),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(13),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(14),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(16),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32_combout\);

-- Location: LCCOMB_X53_Y37_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X53_Y37_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(2));

-- Location: FF_X53_Y37_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(3));

-- Location: FF_X53_Y37_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(4));

-- Location: FF_X53_Y37_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(1));

-- Location: LCCOMB_X53_Y37_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(2) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(1) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(3) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(4))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(2) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(1) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(3) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(3),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(4),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(1),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29_combout\);

-- Location: LCCOMB_X53_Y37_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32_combout\ & \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~31_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~30_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~32_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~29_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33_combout\);

-- Location: LCCOMB_X55_Y37_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X55_Y37_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X56_Y37_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X56_Y37_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(19));

-- Location: FF_X56_Y37_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(17));

-- Location: FF_X56_Y37_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X56_Y37_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X56_Y37_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X56_Y37_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(19) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(20) & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(17) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(18))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(19) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(20) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(17) $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(19),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(17),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(18),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(20),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34_combout\);

-- Location: LCCOMB_X56_Y37_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(0) & 
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~33_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(0),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~34_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\);

-- Location: LCCOMB_X52_Y38_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X52_Y38_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(36));

-- Location: LCCOMB_X55_Y38_N22
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(7),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]~feeder_combout\);

-- Location: FF_X55_Y38_N23
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[6]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(6));

-- Location: FF_X55_Y38_N11
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(6),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(5));

-- Location: LCCOMB_X55_Y38_N26
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]~feeder_combout\);

-- Location: FF_X55_Y38_N27
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[4]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(4));

-- Location: FF_X55_Y38_N7
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(4),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(3));

-- Location: LCCOMB_X55_Y38_N2
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(3),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]~feeder_combout\);

-- Location: FF_X55_Y38_N3
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(2));

-- Location: LCCOMB_X55_Y38_N24
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]~feeder_combout\);

-- Location: FF_X55_Y38_N25
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[1]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(1));

-- Location: LCCOMB_X55_Y38_N12
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(1),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]~feeder_combout\);

-- Location: FF_X55_Y38_N13
\dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int[0]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(0));

-- Location: LCCOMB_X55_Y38_N20
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(0),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]~feeder_combout\);

-- Location: FF_X55_Y38_N21
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[0]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(0));

-- Location: LCCOMB_X55_Y38_N4
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(1),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]~feeder_combout\);

-- Location: FF_X55_Y38_N5
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[1]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(1));

-- Location: LCCOMB_X55_Y38_N16
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]~feeder_combout\);

-- Location: FF_X55_Y38_N17
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(2));

-- Location: LCCOMB_X55_Y38_N8
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(3),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]~feeder_combout\);

-- Location: FF_X55_Y38_N9
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[3]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(3));

-- Location: FF_X55_Y38_N31
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(4),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(4));

-- Location: LCCOMB_X55_Y38_N18
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]~feeder_combout\);

-- Location: FF_X55_Y38_N19
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out[5]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(5));

-- Location: FF_X55_Y38_N29
\dbg_core_inst|uart_emulator_inst|rx_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_int\(6),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(6));

-- Location: M9K_X51_Y38_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/dbg_core.ram0_dcl_dp_ram_1c1r1w_d79d653d.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dbg_core:dbg_core_inst|uart_emulator:uart_emulator_inst|dcl_fifo:rx_fifo|dcl_dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_u2o1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dbg_core_inst|uart_emulator_inst|rx_fifo|wr_int~combout\,
	portbre => VCC,
	portbaddrstall => \dbg_core_inst|uart_emulator_inst|rx_fifo|ALT_INV_rd_int~combout\,
	clk0 => \dbg_core_inst|clk~inputclkctrl_outclk\,
	portadatain => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(5),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(6),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(7),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(4),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44_combout\);

-- Location: LCCOMB_X56_Y35_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2) & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3) & 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0) & !\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(2),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(3),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(0),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(1),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45_combout\);

-- Location: LCCOMB_X56_Y35_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9) & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43_combout\);

-- Location: LCCOMB_X56_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45_combout\ & 
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~44_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~45_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~43_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\);

-- Location: FF_X53_Y38_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(7),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~27_q\);

-- Location: LCCOMB_X53_Y38_N10
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19feeder_combout\);

-- Location: FF_X53_Y38_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\);

-- Location: LCCOMB_X53_Y38_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~27_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~27_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28_combout\);

-- Location: LCCOMB_X53_Y38_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~36_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(35))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(36) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(36) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(35),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(36),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~28_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~36_combout\);

-- Location: FF_X53_Y38_N9
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~36_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(7));

-- Location: LCCOMB_X68_Y30_N22
\dbg_core_inst|uart_emulator_inst|periph_out[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\ = ((!\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ & ((!\dbg_core_inst|dbg_if_inst|periph_addr\(0)) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\);

-- Location: FF_X62_Y32_N9
\dbg_core_inst|uart_emulator_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out[7]~1_combout\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(7),
	sclr => \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(7));

-- Location: LCCOMB_X76_Y25_N0
\dbg_core_inst|switches_inst|periph_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~11_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[7]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(7),
	datac => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datad => \dbg_core_inst|switches_input[7]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~11_combout\);

-- Location: FF_X76_Y25_N1
\dbg_core_inst|switches_inst|periph_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(7));

-- Location: LCCOMB_X75_Y27_N24
\dbg_core_inst|response_data~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~58_combout\ = (\dbg_core_inst|response_data~57_combout\) # ((\dbg_core_inst|ledg_inst|periph_out\(7)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(7)) # (\dbg_core_inst|switches_inst|periph_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_data~57_combout\,
	datab => \dbg_core_inst|ledg_inst|periph_out\(7),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(7),
	datad => \dbg_core_inst|switches_inst|periph_out\(7),
	combout => \dbg_core_inst|response_data~58_combout\);

-- Location: LCCOMB_X74_Y26_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]~feeder_combout\ = \dbg_core_inst|response_data~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~58_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]~feeder_combout\);

-- Location: LCCOMB_X68_Y31_N26
\dbg_core_inst|hex_segments_inst|periph_out~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~188_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~188_combout\);

-- Location: FF_X68_Y31_N27
\dbg_core_inst|hex_segments_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~188_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(3));

-- Location: FF_X76_Y27_N31
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(3),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\);

-- Location: LCCOMB_X76_Y27_N6
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~32_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\ & 
-- \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\,
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~32_combout\);

-- Location: FF_X76_Y27_N7
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~32_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(3));

-- Location: FF_X58_Y35_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\);

-- Location: LCCOMB_X68_Y30_N24
\dbg_core_inst|uart_emulator_inst|periph_out[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|periph_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\);

-- Location: LCCOMB_X52_Y38_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(3),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X52_Y38_N15
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(27));

-- Location: LCCOMB_X52_Y38_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X52_Y38_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(28));

-- Location: FF_X53_Y38_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(3),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~23_q\);

-- Location: LCCOMB_X53_Y38_N16
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~23_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~23_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47_combout\);

-- Location: LCCOMB_X53_Y38_N20
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~48_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(27))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(28) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(28) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(27),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(28),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~47_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~48_combout\);

-- Location: FF_X53_Y38_N21
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~48_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(3));

-- Location: LCCOMB_X68_Y30_N26
\dbg_core_inst|uart_emulator_inst|periph_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\) # ((\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & 
-- \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\);

-- Location: LCCOMB_X59_Y35_N8
\dbg_core_inst|uart_emulator_inst|periph_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~12_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(3)) # 
-- (\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3) & 
-- ((!\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(3),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~12_combout\);

-- Location: LCCOMB_X59_Y35_N10
\dbg_core_inst|uart_emulator_inst|periph_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~13_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & ((\dbg_core_inst|uart_emulator_inst|periph_out~12_combout\ & ((\dbg_core_inst|uart_emulator_inst|Add0~6_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|periph_out~12_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & 
-- (((\dbg_core_inst|uart_emulator_inst|periph_out~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[3]~q\,
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out~12_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|Add0~6_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~13_combout\);

-- Location: LCCOMB_X59_Y35_N0
\dbg_core_inst|uart_emulator_inst|periph_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~14_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\ & \dbg_core_inst|uart_emulator_inst|periph_out~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~13_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~14_combout\);

-- Location: FF_X59_Y35_N1
\dbg_core_inst|uart_emulator_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(3));

-- Location: LCCOMB_X68_Y31_N24
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~57_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(3) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(3),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~57_combout\);

-- Location: FF_X68_Y31_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~57_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(3));

-- Location: LCCOMB_X68_Y31_N20
\dbg_core_inst|response_data[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data[3]~65_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(3)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(3)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(3)) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(3),
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(3),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(3),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(3),
	combout => \dbg_core_inst|response_data[3]~65_combout\);

-- Location: LCCOMB_X70_Y29_N18
\dbg_core_inst|ledg_inst|periph_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~5_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~5_combout\);

-- Location: FF_X70_Y29_N19
\dbg_core_inst|ledg_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(3));

-- Location: LCCOMB_X70_Y29_N24
\dbg_core_inst|ledr_inst|periph_out~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~50_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~50_combout\);

-- Location: FF_X70_Y29_N25
\dbg_core_inst|ledr_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~50_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(3));

-- Location: LCCOMB_X75_Y26_N2
\dbg_core_inst|switches_inst|periph_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~15_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[3]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(3),
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_input[3]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~15_combout\);

-- Location: FF_X75_Y26_N3
\dbg_core_inst|switches_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(3));

-- Location: IOIBUF_X115_Y35_N22
\dbg_core_inst|keys_input[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_keys(3),
	o => \dbg_core_inst|keys_input[3]~input_o\);

-- Location: LCCOMB_X70_Y30_N2
\dbg_core_inst|keys_inst|sw_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|sw_state~4_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|keys_input[3]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(3))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|keys_input[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(3),
	datad => \dbg_core_inst|keys_input[3]~input_o\,
	combout => \dbg_core_inst|keys_inst|sw_state~4_combout\);

-- Location: LCCOMB_X69_Y30_N12
\dbg_core_inst|keys_inst|swic_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|swic_state~0_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(3) & (\dbg_core_inst|dbg_if_inst|request_wr_valid~q\ & \dbg_core_inst|dbg_if_inst|periph_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	datac => \dbg_core_inst|dbg_if_inst|request_wr_valid~q\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	combout => \dbg_core_inst|keys_inst|swic_state~0_combout\);

-- Location: LCCOMB_X70_Y30_N14
\dbg_core_inst|keys_inst|sw_state[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|sw_state[0]~1_combout\ = (\dbg_core_inst|keys_inst|swic_state~0_combout\) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datad => \dbg_core_inst|keys_inst|swic_state~0_combout\,
	combout => \dbg_core_inst|keys_inst|sw_state[0]~1_combout\);

-- Location: FF_X70_Y30_N3
\dbg_core_inst|keys_inst|sw_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|sw_state~4_combout\,
	ena => \dbg_core_inst|keys_inst|sw_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|sw_state\(3));

-- Location: LCCOMB_X70_Y30_N16
\dbg_core_inst|keys_inst|periph_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~0_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|keys_inst|sw_state\(3)))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & 
-- (\dbg_core_inst|keys_input[3]~input_o\)))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (((\dbg_core_inst|keys_inst|sw_state\(3) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_input[3]~input_o\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|keys_inst|sw_state\(3),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|keys_inst|periph_out~0_combout\);

-- Location: LCCOMB_X70_Y30_N26
\dbg_core_inst|keys_inst|periph_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~1_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (\dbg_core_inst|Equal11~0_combout\ & \dbg_core_inst|keys_inst|periph_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|Equal11~0_combout\,
	datad => \dbg_core_inst|keys_inst|periph_out~0_combout\,
	combout => \dbg_core_inst|keys_inst|periph_out~1_combout\);

-- Location: FF_X70_Y30_N27
\dbg_core_inst|keys_inst|periph_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|periph_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|periph_out\(3));

-- Location: LCCOMB_X69_Y29_N12
\dbg_core_inst|response_data[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data[3]~66_combout\ = (\dbg_core_inst|ledg_inst|periph_out\(3)) # ((\dbg_core_inst|ledr_inst|periph_out\(3)) # ((\dbg_core_inst|switches_inst|periph_out\(3)) # (\dbg_core_inst|keys_inst|periph_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledg_inst|periph_out\(3),
	datab => \dbg_core_inst|ledr_inst|periph_out\(3),
	datac => \dbg_core_inst|switches_inst|periph_out\(3),
	datad => \dbg_core_inst|keys_inst|periph_out\(3),
	combout => \dbg_core_inst|response_data[3]~66_combout\);

-- Location: LCCOMB_X70_Y29_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector60~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & ((\dbg_core_inst|response_data[3]~65_combout\) 
-- # (\dbg_core_inst|response_data[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_data[3]~65_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|response_data[3]~66_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector60~0_combout\);

-- Location: LCCOMB_X67_Y29_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\) # 
-- ((\dbg_core_inst|response_valid~combout\ & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.CALC_SHIFT~0_combout\,
	datac => \dbg_core_inst|response_valid~combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\);

-- Location: FF_X70_Y29_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector60~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(3));

-- Location: FF_X74_Y26_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[7]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(3),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(7));

-- Location: FF_X73_Y26_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~50_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(7),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(11));

-- Location: FF_X73_Y26_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[15]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(11),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(15));

-- Location: FF_X73_Y26_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~41_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(15),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(19));

-- Location: FF_X73_Y26_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~37_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(19),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(23));

-- Location: FF_X73_Y26_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~33_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(23),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(27));

-- Location: FF_X73_Y26_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~29_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(27),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(31));

-- Location: FF_X73_Y26_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~25_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(31),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(35));

-- Location: FF_X73_Y26_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~21_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(35),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(39));

-- Location: FF_X73_Y26_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~17_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(39),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(43));

-- Location: FF_X73_Y26_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~13_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(43),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(47));

-- Location: FF_X73_Y26_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~9_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(47),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(51));

-- Location: FF_X73_Y26_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~5_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(51),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(55));

-- Location: FF_X73_Y26_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~1_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(55),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(59));

-- Location: LCCOMB_X74_Y26_N18
\dbg_core_inst|hex_segments_inst|periph_out~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~128_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~128_combout\);

-- Location: FF_X74_Y26_N19
\dbg_core_inst|hex_segments_inst|periph_out[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~128_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(63));

-- Location: LCCOMB_X73_Y26_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector0~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(59))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|hex_segments_inst|periph_out\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(59),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(63),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector0~0_combout\);

-- Location: FF_X73_Y26_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63));

-- Location: LCCOMB_X68_Y29_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector65~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\ & ((!\dbg_core_inst|ledg_inst|periph_out_valid~q\))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\ & ((\dbg_core_inst|uart_emulator_inst|periph_out_width\(0)) # (\dbg_core_inst|ledg_inst|periph_out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_width\(0),
	datad => \dbg_core_inst|ledg_inst|periph_out_valid~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector65~0_combout\);

-- Location: LCCOMB_X66_Y29_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|response_valid~1_combout\) # ((\dbg_core_inst|response_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|response_valid~1_combout\,
	datac => \dbg_core_inst|response_valid~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1_combout\);

-- Location: FF_X68_Y29_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector65~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2));

-- Location: LCCOMB_X73_Y24_N20
\top_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux0~0_combout\ = (\dbg_core_inst|switches_inst|output[12]~12_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ $ (!\dbg_core_inst|switches_inst|output[13]~13_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[12]~12_combout\ & (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & (\dbg_core_inst|switches_inst|output[15]~15_combout\ $ (!\dbg_core_inst|switches_inst|output[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y25_N18
\dbg_core_inst|hex_segments_inst|periph_out~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~130_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\top_inst|Mux0~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \top_inst|Mux0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~130_combout\);

-- Location: FF_X69_Y25_N19
\dbg_core_inst|hex_segments_inst|periph_out[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~130_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(62));

-- Location: LCCOMB_X72_Y26_N4
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~3_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_x~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~3_combout\);

-- Location: FF_X72_Y26_N5
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(58));

-- Location: LCCOMB_X73_Y24_N28
\top_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux4~0_combout\ = (\dbg_core_inst|switches_inst|output[15]~15_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ & ((\dbg_core_inst|switches_inst|output[13]~13_combout\) # (!\dbg_core_inst|switches_inst|output[12]~12_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & (!\dbg_core_inst|switches_inst|output[14]~14_combout\ & (\dbg_core_inst|switches_inst|output[13]~13_combout\ & !\dbg_core_inst|switches_inst|output[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux4~0_combout\);

-- Location: LCCOMB_X69_Y25_N16
\dbg_core_inst|hex_segments_inst|periph_out~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~134_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\top_inst|Mux4~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \top_inst|Mux4~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~134_combout\);

-- Location: FF_X69_Y25_N17
\dbg_core_inst|hex_segments_inst|periph_out[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~134_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(58));

-- Location: LCCOMB_X69_Y25_N10
\dbg_core_inst|response_data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~3_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(58)) # (\dbg_core_inst|hex_segments_inst|periph_out\(58))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(58),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(58),
	combout => \dbg_core_inst|response_data~3_combout\);

-- Location: LCCOMB_X73_Y22_N28
\top_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux7~0_combout\ = (\dbg_core_inst|switches_inst|output[8]~8_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[9]~9_combout\ $ (!\dbg_core_inst|switches_inst|output[10]~10_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & (\dbg_core_inst|switches_inst|output[11]~11_combout\ $ (!\dbg_core_inst|switches_inst|output[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux7~0_combout\);

-- Location: LCCOMB_X73_Y22_N2
\dbg_core_inst|hex_segments_inst|periph_out~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~138_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|Mux7~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~138_combout\);

-- Location: FF_X73_Y22_N3
\dbg_core_inst|hex_segments_inst|periph_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~138_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(54));

-- Location: LCCOMB_X74_Y30_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~7_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_l~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~7_combout\);

-- Location: FF_X74_Y30_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(54));

-- Location: LCCOMB_X73_Y25_N28
\dbg_core_inst|response_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~7_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(54)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(54),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(54),
	combout => \dbg_core_inst|response_data~7_combout\);

-- Location: LCCOMB_X73_Y22_N4
\top_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux11~0_combout\ = (\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[10]~10_combout\ & ((\dbg_core_inst|switches_inst|output[9]~9_combout\) # (!\dbg_core_inst|switches_inst|output[8]~8_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & (\dbg_core_inst|switches_inst|output[9]~9_combout\ & !\dbg_core_inst|switches_inst|output[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux11~0_combout\);

-- Location: LCCOMB_X73_Y22_N8
\dbg_core_inst|hex_segments_inst|periph_out~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~142_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\top_inst|Mux11~0_combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \top_inst|Mux11~0_combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~142_combout\);

-- Location: FF_X73_Y22_N9
\dbg_core_inst|hex_segments_inst|periph_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~142_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(50));

-- Location: LCCOMB_X73_Y29_N2
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~11_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_down~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~11_combout\);

-- Location: FF_X73_Y29_N3
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~11_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(50));

-- Location: LCCOMB_X73_Y25_N22
\dbg_core_inst|response_data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~11_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(50)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(50),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(50),
	combout => \dbg_core_inst|response_data~11_combout\);

-- Location: LCCOMB_X77_Y23_N28
\top_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux14~0_combout\ = (\dbg_core_inst|switches_inst|output[4]~4_combout\ & (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & (\dbg_core_inst|switches_inst|output[6]~6_combout\ $ (!\dbg_core_inst|switches_inst|output[5]~5_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[4]~4_combout\ & (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & (\dbg_core_inst|switches_inst|output[6]~6_combout\ $ (!\dbg_core_inst|switches_inst|output[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux14~0_combout\);

-- Location: LCCOMB_X73_Y25_N16
\dbg_core_inst|hex_segments_inst|periph_out~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~146_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux14~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~146_combout\);

-- Location: FF_X73_Y25_N17
\dbg_core_inst|hex_segments_inst|periph_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~146_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(46));

-- Location: LCCOMB_X73_Y25_N18
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~15_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(6) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(6),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~15_combout\);

-- Location: FF_X73_Y25_N19
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~15_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(46));

-- Location: LCCOMB_X73_Y25_N4
\dbg_core_inst|response_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~15_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(46)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(46),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(46),
	combout => \dbg_core_inst|response_data~15_combout\);

-- Location: LCCOMB_X77_Y23_N20
\top_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux18~0_combout\ = (\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[7]~7_combout\ & ((\dbg_core_inst|switches_inst|output[5]~5_combout\) # (!\dbg_core_inst|switches_inst|output[4]~4_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[5]~5_combout\ & (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & !\dbg_core_inst|switches_inst|output[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux18~0_combout\);

-- Location: LCCOMB_X77_Y23_N12
\dbg_core_inst|hex_segments_inst|periph_out~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~150_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux18~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~150_combout\);

-- Location: FF_X77_Y23_N13
\dbg_core_inst|hex_segments_inst|periph_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~150_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(42));

-- Location: LCCOMB_X72_Y26_N2
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~19_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(2) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~19_combout\);

-- Location: FF_X72_Y26_N3
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(42));

-- Location: LCCOMB_X73_Y25_N8
\dbg_core_inst|response_data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~19_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(42)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(42),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(42),
	combout => \dbg_core_inst|response_data~19_combout\);

-- Location: LCCOMB_X76_Y22_N28
\top_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux21~0_combout\ = (\dbg_core_inst|switches_inst|output[0]~0_combout\ & (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[1]~1_combout\ $ (!\dbg_core_inst|switches_inst|output[2]~2_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[0]~0_combout\ & (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & (\dbg_core_inst|switches_inst|output[3]~3_combout\ $ (!\dbg_core_inst|switches_inst|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux21~0_combout\);

-- Location: LCCOMB_X76_Y22_N24
\dbg_core_inst|hex_segments_inst|periph_out~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~154_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux21~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~154_combout\);

-- Location: FF_X76_Y22_N25
\dbg_core_inst|hex_segments_inst|periph_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~154_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(38));

-- Location: LCCOMB_X73_Y29_N16
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~23_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~23_combout\);

-- Location: FF_X73_Y29_N17
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~23_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(38));

-- Location: LCCOMB_X73_Y25_N30
\dbg_core_inst|response_data~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~23_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(38)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(38),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(38),
	combout => \dbg_core_inst|response_data~23_combout\);

-- Location: LCCOMB_X74_Y30_N14
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~27_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~27_combout\);

-- Location: FF_X74_Y30_N15
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~27_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(34));

-- Location: LCCOMB_X76_Y22_N20
\top_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux25~0_combout\ = (\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[2]~2_combout\ & ((\dbg_core_inst|switches_inst|output[1]~1_combout\) # (!\dbg_core_inst|switches_inst|output[0]~0_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[1]~1_combout\ & (!\dbg_core_inst|switches_inst|output[0]~0_combout\ & !\dbg_core_inst|switches_inst|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux25~0_combout\);

-- Location: LCCOMB_X73_Y25_N2
\dbg_core_inst|hex_segments_inst|periph_out~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~158_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\top_inst|Mux25~0_combout\ & \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \top_inst|Mux25~0_combout\,
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~158_combout\);

-- Location: FF_X73_Y25_N3
\dbg_core_inst|hex_segments_inst|periph_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~158_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(34));

-- Location: LCCOMB_X73_Y25_N14
\dbg_core_inst|response_data~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~27_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(34)) # (\dbg_core_inst|hex_segments_inst|periph_out\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(34),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(34),
	combout => \dbg_core_inst|response_data~27_combout\);

-- Location: LCCOMB_X73_Y28_N16
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~31_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(6) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(6),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~31_combout\);

-- Location: FF_X73_Y28_N17
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~31_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(30));

-- Location: LCCOMB_X77_Y24_N6
\top_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux28~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	combout => \top_inst|Mux28~0_combout\);

-- Location: LCCOMB_X75_Y25_N10
\dbg_core_inst|hex_segments_inst|periph_out~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~162_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux28~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~162_combout\);

-- Location: FF_X75_Y25_N11
\dbg_core_inst|hex_segments_inst|periph_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~162_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(30));

-- Location: LCCOMB_X73_Y25_N26
\dbg_core_inst|response_data~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~31_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(30)) # (\dbg_core_inst|hex_segments_inst|periph_out\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(30),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(30),
	combout => \dbg_core_inst|response_data~31_combout\);

-- Location: LCCOMB_X76_Y24_N2
\top_inst|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux32~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	combout => \top_inst|Mux32~0_combout\);

-- Location: LCCOMB_X73_Y25_N10
\dbg_core_inst|hex_segments_inst|periph_out~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~166_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|Mux32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|Mux32~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~166_combout\);

-- Location: FF_X73_Y25_N11
\dbg_core_inst|hex_segments_inst|periph_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~166_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(26));

-- Location: LCCOMB_X73_Y28_N22
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~35_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~35_combout\);

-- Location: FF_X73_Y28_N23
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~35_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(26));

-- Location: LCCOMB_X73_Y25_N12
\dbg_core_inst|response_data~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~35_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(26)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(26),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(26),
	combout => \dbg_core_inst|response_data~35_combout\);

-- Location: LCCOMB_X73_Y25_N24
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~39_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(6) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(6),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~39_combout\);

-- Location: FF_X73_Y25_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~39_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(22));

-- Location: LCCOMB_X79_Y23_N12
\top_inst|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux35~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux35~0_combout\);

-- Location: LCCOMB_X79_Y23_N8
\dbg_core_inst|hex_segments_inst|periph_out~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~170_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux35~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~170_combout\);

-- Location: FF_X79_Y23_N9
\dbg_core_inst|hex_segments_inst|periph_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~170_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(22));

-- Location: LCCOMB_X73_Y25_N0
\dbg_core_inst|response_data~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~39_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(22)) # (\dbg_core_inst|hex_segments_inst|periph_out\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(22),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(22),
	combout => \dbg_core_inst|response_data~39_combout\);

-- Location: LCCOMB_X79_Y23_N4
\top_inst|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux39~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux39~0_combout\);

-- Location: LCCOMB_X73_Y25_N6
\dbg_core_inst|hex_segments_inst|periph_out~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~174_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|Mux39~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|Mux39~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~174_combout\);

-- Location: FF_X73_Y25_N7
\dbg_core_inst|hex_segments_inst|periph_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~174_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(18));

-- Location: LCCOMB_X73_Y28_N0
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~43_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(2) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(2),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~43_combout\);

-- Location: FF_X73_Y28_N1
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~43_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(18));

-- Location: LCCOMB_X73_Y25_N20
\dbg_core_inst|response_data~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~43_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(18)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(18),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(18),
	combout => \dbg_core_inst|response_data~43_combout\);

-- Location: LCCOMB_X75_Y29_N0
\~VCC\ : cycloneive_lcell_comb
-- Equation(s):
-- \~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~VCC~combout\);

-- Location: LCCOMB_X75_Y29_N30
\dbg_core_inst|hex_segments_inst|periph_out~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~178_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \~VCC~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \~VCC~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~178_combout\);

-- Location: FF_X75_Y29_N31
\dbg_core_inst|hex_segments_inst|periph_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~178_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(14));

-- Location: LCCOMB_X74_Y26_N12
\dbg_core_inst|ledr_inst|periph_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~40_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|ledr_inst|periph_out~40_combout\);

-- Location: FF_X74_Y26_N13
\dbg_core_inst|ledr_inst|periph_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~40_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(14));

-- Location: LCCOMB_X75_Y29_N22
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~47_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(6) & 
-- \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(6),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~47_combout\);

-- Location: FF_X75_Y29_N23
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~47_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(14));

-- Location: LCCOMB_X73_Y24_N12
\dbg_core_inst|switches_inst|periph_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~5_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[14]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(14),
	datab => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datac => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datad => \dbg_core_inst|switches_input[14]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~5_combout\);

-- Location: FF_X73_Y24_N13
\dbg_core_inst|switches_inst|periph_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(14));

-- Location: LCCOMB_X75_Y29_N2
\dbg_core_inst|response_data~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~47_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(14)) # ((\dbg_core_inst|ledr_inst|periph_out\(14)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(14)) # (\dbg_core_inst|switches_inst|periph_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(14),
	datab => \dbg_core_inst|ledr_inst|periph_out\(14),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(14),
	datad => \dbg_core_inst|switches_inst|periph_out\(14),
	combout => \dbg_core_inst|response_data~47_combout\);

-- Location: LCCOMB_X74_Y27_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]~feeder_combout\ = \dbg_core_inst|response_data~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~47_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]~feeder_combout\);

-- Location: LCCOMB_X74_Y25_N12
\dbg_core_inst|switches_inst|periph_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~9_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_input[10]~input_o\)) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_inst|sw_state\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_input[10]~input_o\,
	datab => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datac => \dbg_core_inst|switches_inst|sw_state\(10),
	datad => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~9_combout\);

-- Location: FF_X74_Y25_N13
\dbg_core_inst|switches_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(10));

-- Location: LCCOMB_X75_Y29_N8
\dbg_core_inst|ledr_inst|periph_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~44_combout\ = (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledr_inst|periph_out~44_combout\);

-- Location: FF_X75_Y29_N9
\dbg_core_inst|ledr_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~44_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(10));

-- Location: LCCOMB_X75_Y25_N30
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(10),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~feeder_combout\);

-- Location: FF_X75_Y25_N31
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\);

-- Location: LCCOMB_X75_Y25_N0
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~26_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\ & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~26_combout\);

-- Location: FF_X75_Y25_N1
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(10));

-- Location: LCCOMB_X75_Y29_N24
\dbg_core_inst|hex_segments_inst|periph_out~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~182_combout\ = (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~182_combout\);

-- Location: FF_X75_Y29_N25
\dbg_core_inst|hex_segments_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~182_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(10));

-- Location: LCCOMB_X66_Y31_N22
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~18_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(9),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\);

-- Location: LCCOMB_X63_Y32_N0
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\))) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(9),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~18_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\);

-- Location: LCCOMB_X63_Y32_N2
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_wr~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add1~16_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|write_address\(8),
	datac => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_wr~q\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\);

-- Location: LCCOMB_X67_Y32_N30
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\)) # (!\dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\ & ((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8)))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\ & (((\dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|Add0~16_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|empty_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|tx_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|read_address\(8),
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\);

-- Location: LCCOMB_X63_Y32_N28
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ $ (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\) # (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\);

-- Location: LCCOMB_X63_Y32_N30
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ $ (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\,
	cin => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\);

-- Location: FF_X63_Y32_N31
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\);

-- Location: FF_X63_Y32_N29
\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\);

-- Location: LCCOMB_X62_Y32_N26
\dbg_core_inst|uart_emulator_inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~16_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~15\ & VCC)) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\ & (\dbg_core_inst|uart_emulator_inst|Add0~15\ $ (GND)))
-- \dbg_core_inst|uart_emulator_inst|Add0~17\ = CARRY((!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\ & !\dbg_core_inst|uart_emulator_inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~15\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~16_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~17\);

-- Location: LCCOMB_X62_Y32_N28
\dbg_core_inst|uart_emulator_inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~18_combout\ = (\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\ & ((\dbg_core_inst|uart_emulator_inst|Add0~17\) # (GND))) # 
-- (!\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\ & (!\dbg_core_inst|uart_emulator_inst|Add0~17\))
-- \dbg_core_inst|uart_emulator_inst|Add0~19\ = CARRY((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\) # (!\dbg_core_inst|uart_emulator_inst|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~17\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~18_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|Add0~19\);

-- Location: LCCOMB_X62_Y32_N30
\dbg_core_inst|uart_emulator_inst|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|Add0~20_combout\ = \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\ $ (!\dbg_core_inst|uart_emulator_inst|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|full_int~q\,
	cin => \dbg_core_inst|uart_emulator_inst|Add0~19\,
	combout => \dbg_core_inst|uart_emulator_inst|Add0~20_combout\);

-- Location: LCCOMB_X68_Y30_N20
\dbg_core_inst|uart_emulator_inst|periph_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\ = (!\dbg_core_inst|uart_emulator_inst|rx_rd_last~q\ & (\dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|dbg_if_inst|res_n_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\);

-- Location: LCCOMB_X68_Y31_N16
\dbg_core_inst|uart_emulator_inst|periph_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~7_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out~5_combout\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|uart_emulator_inst|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datac => \dbg_core_inst|uart_emulator_inst|Add0~20_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~7_combout\);

-- Location: FF_X68_Y31_N17
\dbg_core_inst|uart_emulator_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(10));

-- Location: LCCOMB_X75_Y29_N16
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~51_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~51_combout\);

-- Location: FF_X75_Y29_N17
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~51_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(10));

-- Location: LCCOMB_X75_Y29_N18
\dbg_core_inst|response_data~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~53_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(10)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(10)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(10)) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(10),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(10),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(10),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(10),
	combout => \dbg_core_inst|response_data~53_combout\);

-- Location: LCCOMB_X75_Y29_N28
\dbg_core_inst|response_data~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~54_combout\ = (\dbg_core_inst|switches_inst|periph_out\(10)) # ((\dbg_core_inst|ledr_inst|periph_out\(10)) # (\dbg_core_inst|response_data~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(10),
	datab => \dbg_core_inst|ledr_inst|periph_out\(10),
	datad => \dbg_core_inst|response_data~53_combout\,
	combout => \dbg_core_inst|response_data~54_combout\);

-- Location: LCCOMB_X75_Y29_N6
\dbg_core_inst|ledg_inst|periph_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~3_combout\ = (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledg_inst|periph_out~3_combout\);

-- Location: FF_X75_Y29_N7
\dbg_core_inst|ledg_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(6));

-- Location: LCCOMB_X75_Y29_N12
\dbg_core_inst|ledr_inst|periph_out~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~48_combout\ = (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledr_inst|periph_out~48_combout\);

-- Location: FF_X75_Y29_N13
\dbg_core_inst|ledr_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~48_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(6));

-- Location: LCCOMB_X75_Y29_N20
\dbg_core_inst|hex_segments_inst|periph_out~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~186_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \~VCC~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \~VCC~combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~186_combout\);

-- Location: FF_X75_Y29_N21
\dbg_core_inst|hex_segments_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~186_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(6));

-- Location: LCCOMB_X75_Y29_N4
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~55_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(6),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~55_combout\);

-- Location: FF_X75_Y29_N5
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~55_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(6));

-- Location: FF_X76_Y27_N27
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(6),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\);

-- Location: LCCOMB_X76_Y27_N24
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~30_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~30_combout\);

-- Location: FF_X76_Y27_N25
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~30_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(6));

-- Location: LCCOMB_X75_Y29_N14
\dbg_core_inst|response_data~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~61_combout\ = (\dbg_core_inst|ledr_inst|periph_out\(6)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(6)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(6)) # (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledr_inst|periph_out\(6),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(6),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(6),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(6),
	combout => \dbg_core_inst|response_data~61_combout\);

-- Location: FF_X58_Y35_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\);

-- Location: LCCOMB_X62_Y32_N4
\dbg_core_inst|uart_emulator_inst|periph_out[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[6]~3_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (\dbg_core_inst|uart_emulator_inst|Add0~12_combout\)) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Add0~12_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[6]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[6]~3_combout\);

-- Location: LCCOMB_X52_Y38_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(6),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X52_Y38_N31
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(33));

-- Location: LCCOMB_X52_Y38_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X52_Y38_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(34));

-- Location: FF_X53_Y38_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(6),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~26_q\);

-- Location: LCCOMB_X53_Y38_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~26_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~26_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39_combout\);

-- Location: LCCOMB_X53_Y38_N4
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~40_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(34) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(33))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39_combout\))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(34) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(33),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(34),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~39_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~40_combout\);

-- Location: FF_X53_Y38_N5
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~40_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(6));

-- Location: FF_X62_Y32_N5
\dbg_core_inst|uart_emulator_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out[6]~3_combout\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(6),
	sclr => \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(6));

-- Location: LCCOMB_X76_Y25_N4
\dbg_core_inst|switches_inst|periph_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~13_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[6]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(6),
	datac => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datad => \dbg_core_inst|switches_input[6]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~13_combout\);

-- Location: FF_X76_Y25_N5
\dbg_core_inst|switches_inst|periph_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(6));

-- Location: LCCOMB_X75_Y29_N10
\dbg_core_inst|response_data~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~62_combout\ = (\dbg_core_inst|ledg_inst|periph_out\(6)) # ((\dbg_core_inst|response_data~61_combout\) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(6)) # (\dbg_core_inst|switches_inst|periph_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledg_inst|periph_out\(6),
	datab => \dbg_core_inst|response_data~61_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(6),
	datad => \dbg_core_inst|switches_inst|periph_out\(6),
	combout => \dbg_core_inst|response_data~62_combout\);

-- Location: LCCOMB_X75_Y29_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]~feeder_combout\ = \dbg_core_inst|response_data~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~62_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]~feeder_combout\);

-- Location: FF_X76_Y27_N21
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(2),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\);

-- Location: LCCOMB_X76_Y27_N2
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~34_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~34_combout\);

-- Location: FF_X76_Y27_N3
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~34_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(2));

-- Location: FF_X58_Y35_N11
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\);

-- Location: LCCOMB_X52_Y38_N8
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X52_Y38_N9
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(26));

-- Location: LCCOMB_X52_Y38_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(2),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X52_Y38_N23
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(25));

-- Location: FF_X53_Y38_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(2),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~22_q\);

-- Location: LCCOMB_X53_Y38_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~22_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~22_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51_combout\);

-- Location: LCCOMB_X53_Y38_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~52_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(26) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(25))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51_combout\))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(26) & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(26),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(25),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~51_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~52_combout\);

-- Location: FF_X53_Y38_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~52_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(2));

-- Location: LCCOMB_X59_Y35_N16
\dbg_core_inst|uart_emulator_inst|periph_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~18_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(2)) # 
-- ((\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & (((\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2) & 
-- !\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(2),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(2),
	datad => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~18_combout\);

-- Location: LCCOMB_X59_Y35_N2
\dbg_core_inst|uart_emulator_inst|periph_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~19_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & ((\dbg_core_inst|uart_emulator_inst|periph_out~18_combout\ & ((\dbg_core_inst|uart_emulator_inst|Add0~4_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|periph_out~18_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & 
-- (((\dbg_core_inst|uart_emulator_inst|periph_out~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[2]~q\,
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|Add0~4_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~18_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~19_combout\);

-- Location: LCCOMB_X59_Y35_N28
\dbg_core_inst|uart_emulator_inst|periph_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~20_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\ & \dbg_core_inst|uart_emulator_inst|periph_out~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~19_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~20_combout\);

-- Location: FF_X59_Y35_N29
\dbg_core_inst|uart_emulator_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(2));

-- Location: LCCOMB_X74_Y30_N2
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~59_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~59_combout\);

-- Location: FF_X74_Y30_N3
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~59_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(2));

-- Location: LCCOMB_X70_Y29_N2
\dbg_core_inst|hex_segments_inst|periph_out~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~190_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~190_combout\);

-- Location: FF_X70_Y29_N3
\dbg_core_inst|hex_segments_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~190_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(2));

-- Location: LCCOMB_X70_Y29_N12
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(2)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(2)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(2)) # 
-- (\dbg_core_inst|hex_segments_inst|periph_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(2),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out\(2),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(2),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0_combout\);

-- Location: LCCOMB_X74_Y26_N10
\dbg_core_inst|ledg_inst|periph_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~7_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|ledg_inst|periph_out~7_combout\);

-- Location: FF_X74_Y26_N11
\dbg_core_inst|ledg_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~7_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(2));

-- Location: LCCOMB_X74_Y26_N8
\dbg_core_inst|ledr_inst|periph_out~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~52_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \~GND~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \~GND~combout\,
	combout => \dbg_core_inst|ledr_inst|periph_out~52_combout\);

-- Location: FF_X74_Y26_N9
\dbg_core_inst|ledr_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~52_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(2));

-- Location: IOIBUF_X115_Y42_N15
\dbg_core_inst|keys_input[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_keys(2),
	o => \dbg_core_inst|keys_input[2]~input_o\);

-- Location: LCCOMB_X70_Y30_N24
\dbg_core_inst|keys_inst|sw_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|sw_state~3_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (\dbg_core_inst|keys_input[2]~input_o\)) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|request_out\(2)))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|keys_input[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|keys_input[2]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(2),
	combout => \dbg_core_inst|keys_inst|sw_state~3_combout\);

-- Location: FF_X70_Y30_N25
\dbg_core_inst|keys_inst|sw_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|sw_state~3_combout\,
	ena => \dbg_core_inst|keys_inst|sw_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|sw_state\(2));

-- Location: LCCOMB_X70_Y30_N12
\dbg_core_inst|keys_inst|periph_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~4_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|keys_inst|sw_state\(2)))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & 
-- (\dbg_core_inst|keys_input[2]~input_o\)))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|keys_inst|sw_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|keys_input[2]~input_o\,
	datad => \dbg_core_inst|keys_inst|sw_state\(2),
	combout => \dbg_core_inst|keys_inst|periph_out~4_combout\);

-- Location: LCCOMB_X70_Y30_N22
\dbg_core_inst|keys_inst|periph_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~5_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (\dbg_core_inst|Equal11~0_combout\ & \dbg_core_inst|keys_inst|periph_out~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|Equal11~0_combout\,
	datad => \dbg_core_inst|keys_inst|periph_out~4_combout\,
	combout => \dbg_core_inst|keys_inst|periph_out~5_combout\);

-- Location: FF_X70_Y30_N23
\dbg_core_inst|keys_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|periph_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|periph_out\(2));

-- Location: LCCOMB_X75_Y26_N22
\dbg_core_inst|switches_inst|periph_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~17_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[2]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(2),
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_input[2]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~17_combout\);

-- Location: FF_X75_Y26_N23
\dbg_core_inst|switches_inst|periph_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(2));

-- Location: LCCOMB_X74_Y26_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1_combout\ = (\dbg_core_inst|ledg_inst|periph_out\(2)) # ((\dbg_core_inst|ledr_inst|periph_out\(2)) # ((\dbg_core_inst|keys_inst|periph_out\(2)) # (\dbg_core_inst|switches_inst|periph_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledg_inst|periph_out\(2),
	datab => \dbg_core_inst|ledr_inst|periph_out\(2),
	datac => \dbg_core_inst|keys_inst|periph_out\(2),
	datad => \dbg_core_inst|switches_inst|periph_out\(2),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1_combout\);

-- Location: LCCOMB_X70_Y29_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~2_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1_combout\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~2_combout\);

-- Location: FF_X70_Y29_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector61~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(2));

-- Location: FF_X75_Y29_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[6]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(2),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(6));

-- Location: FF_X75_Y29_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~54_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(6),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(10));

-- Location: FF_X74_Y27_N7
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[14]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(10),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(14));

-- Location: FF_X73_Y25_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~43_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(14),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(18));

-- Location: FF_X73_Y25_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~39_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(18),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(22));

-- Location: FF_X73_Y25_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~35_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(22),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(26));

-- Location: FF_X73_Y25_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~31_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(26),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(30));

-- Location: FF_X73_Y25_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~27_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(30),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(34));

-- Location: FF_X73_Y25_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~23_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(34),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(38));

-- Location: FF_X73_Y25_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~19_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(38),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(42));

-- Location: FF_X73_Y25_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~15_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(42),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(46));

-- Location: FF_X73_Y25_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~11_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(46),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(50));

-- Location: FF_X73_Y25_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~7_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(50),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(54));

-- Location: FF_X69_Y25_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~3_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(54),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(58));

-- Location: LCCOMB_X69_Y25_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector1~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(58)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (\dbg_core_inst|hex_segments_inst|periph_out\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(62),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(58),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector1~0_combout\);

-- Location: FF_X69_Y25_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector1~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(62));

-- Location: LCCOMB_X73_Y24_N26
\top_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux1~0_combout\ = (\dbg_core_inst|switches_inst|output[14]~14_combout\ & (\dbg_core_inst|switches_inst|output[12]~12_combout\ & (\dbg_core_inst|switches_inst|output[15]~15_combout\ $ (\dbg_core_inst|switches_inst|output[13]~13_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[14]~14_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & ((\dbg_core_inst|switches_inst|output[13]~13_combout\) # (\dbg_core_inst|switches_inst|output[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y25_N0
\dbg_core_inst|hex_segments_inst|periph_out~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~129_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux1~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~129_combout\);

-- Location: FF_X69_Y25_N1
\dbg_core_inst|hex_segments_inst|periph_out[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~129_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(61));

-- Location: LCCOMB_X72_Y26_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~2_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_b~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~2_combout\);

-- Location: FF_X72_Y26_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(57));

-- Location: LCCOMB_X73_Y24_N18
\top_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux5~0_combout\ = (\dbg_core_inst|switches_inst|output[15]~15_combout\ & ((\dbg_core_inst|switches_inst|output[12]~12_combout\ & ((\dbg_core_inst|switches_inst|output[13]~13_combout\))) # (!\dbg_core_inst|switches_inst|output[12]~12_combout\ & 
-- (\dbg_core_inst|switches_inst|output[14]~14_combout\)))) # (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ & (\dbg_core_inst|switches_inst|output[13]~13_combout\ $ 
-- (\dbg_core_inst|switches_inst|output[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y25_N6
\dbg_core_inst|hex_segments_inst|periph_out~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~133_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\top_inst|Mux5~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \top_inst|Mux5~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~133_combout\);

-- Location: FF_X69_Y25_N7
\dbg_core_inst|hex_segments_inst|periph_out[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~133_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(57));

-- Location: LCCOMB_X69_Y25_N24
\dbg_core_inst|response_data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~2_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(57)) # (\dbg_core_inst|hex_segments_inst|periph_out\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(57),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(57),
	combout => \dbg_core_inst|response_data~2_combout\);

-- Location: LCCOMB_X73_Y22_N26
\top_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux8~0_combout\ = (\dbg_core_inst|switches_inst|output[8]~8_combout\ & (\dbg_core_inst|switches_inst|output[11]~11_combout\ $ (((\dbg_core_inst|switches_inst|output[9]~9_combout\) # (!\dbg_core_inst|switches_inst|output[10]~10_combout\))))) # 
-- (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[9]~9_combout\ & !\dbg_core_inst|switches_inst|output[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux8~0_combout\);

-- Location: LCCOMB_X73_Y22_N0
\dbg_core_inst|hex_segments_inst|periph_out~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~137_combout\ = (\top_inst|Mux8~0_combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|Mux8~0_combout\,
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~137_combout\);

-- Location: FF_X73_Y22_N1
\dbg_core_inst|hex_segments_inst|periph_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~137_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(53));

-- Location: LCCOMB_X74_Y30_N16
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~6_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_r~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~6_combout\);

-- Location: FF_X74_Y30_N17
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(53));

-- Location: LCCOMB_X74_Y27_N20
\dbg_core_inst|response_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~6_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(53)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(53),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(53),
	combout => \dbg_core_inst|response_data~6_combout\);

-- Location: LCCOMB_X73_Y22_N18
\top_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux12~0_combout\ = (\dbg_core_inst|switches_inst|output[11]~11_combout\ & ((\dbg_core_inst|switches_inst|output[8]~8_combout\ & (\dbg_core_inst|switches_inst|output[9]~9_combout\)) # (!\dbg_core_inst|switches_inst|output[8]~8_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[10]~10_combout\))))) # (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[10]~10_combout\ & (\dbg_core_inst|switches_inst|output[8]~8_combout\ $ 
-- (\dbg_core_inst|switches_inst|output[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux12~0_combout\);

-- Location: LCCOMB_X73_Y22_N30
\dbg_core_inst|hex_segments_inst|periph_out~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~141_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\top_inst|Mux12~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \top_inst|Mux12~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~141_combout\);

-- Location: FF_X73_Y22_N31
\dbg_core_inst|hex_segments_inst|periph_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~141_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(49));

-- Location: LCCOMB_X74_Y30_N20
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~10_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~10_combout\);

-- Location: FF_X74_Y30_N21
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~10_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(49));

-- Location: LCCOMB_X74_Y27_N22
\dbg_core_inst|response_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~10_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(49)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(49),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(49),
	combout => \dbg_core_inst|response_data~10_combout\);

-- Location: LCCOMB_X74_Y30_N8
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~14_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(5) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(5),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~14_combout\);

-- Location: FF_X74_Y30_N9
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~14_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(45));

-- Location: LCCOMB_X77_Y23_N10
\top_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux15~0_combout\ = (\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[4]~4_combout\ & (\dbg_core_inst|switches_inst|output[5]~5_combout\ $ (\dbg_core_inst|switches_inst|output[7]~7_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & (!\dbg_core_inst|switches_inst|output[7]~7_combout\ & ((\dbg_core_inst|switches_inst|output[5]~5_combout\) # (\dbg_core_inst|switches_inst|output[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux15~0_combout\);

-- Location: LCCOMB_X77_Y23_N22
\dbg_core_inst|hex_segments_inst|periph_out~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~145_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux15~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~145_combout\);

-- Location: FF_X77_Y23_N23
\dbg_core_inst|hex_segments_inst|periph_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~145_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(45));

-- Location: LCCOMB_X74_Y27_N4
\dbg_core_inst|response_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~14_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(45)) # (\dbg_core_inst|hex_segments_inst|periph_out\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(45),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(45),
	combout => \dbg_core_inst|response_data~14_combout\);

-- Location: LCCOMB_X72_Y27_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~18_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~18_combout\);

-- Location: FF_X72_Y27_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(41));

-- Location: LCCOMB_X77_Y23_N18
\top_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux19~0_combout\ = (\dbg_core_inst|switches_inst|output[5]~5_combout\ & ((\dbg_core_inst|switches_inst|output[4]~4_combout\ & ((\dbg_core_inst|switches_inst|output[7]~7_combout\))) # (!\dbg_core_inst|switches_inst|output[4]~4_combout\ & 
-- (\dbg_core_inst|switches_inst|output[6]~6_combout\)))) # (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & (\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[7]~7_combout\ $ 
-- (\dbg_core_inst|switches_inst|output[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux19~0_combout\);

-- Location: LCCOMB_X77_Y23_N26
\dbg_core_inst|hex_segments_inst|periph_out~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~149_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux19~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~149_combout\);

-- Location: FF_X77_Y23_N27
\dbg_core_inst|hex_segments_inst|periph_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~149_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(41));

-- Location: LCCOMB_X74_Y27_N30
\dbg_core_inst|response_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~18_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(41)) # (\dbg_core_inst|hex_segments_inst|periph_out\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(41),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(41),
	combout => \dbg_core_inst|response_data~18_combout\);

-- Location: LCCOMB_X76_Y22_N26
\top_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux22~0_combout\ = (\dbg_core_inst|switches_inst|output[1]~1_combout\ & (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & ((\dbg_core_inst|switches_inst|output[0]~0_combout\) # (!\dbg_core_inst|switches_inst|output[2]~2_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & (\dbg_core_inst|switches_inst|output[0]~0_combout\ & (\dbg_core_inst|switches_inst|output[3]~3_combout\ $ (!\dbg_core_inst|switches_inst|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux22~0_combout\);

-- Location: LCCOMB_X76_Y22_N14
\dbg_core_inst|hex_segments_inst|periph_out~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~153_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\top_inst|Mux22~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \top_inst|Mux22~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~153_combout\);

-- Location: FF_X76_Y22_N15
\dbg_core_inst|hex_segments_inst|periph_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~153_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(37));

-- Location: LCCOMB_X73_Y27_N28
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~22_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~22_combout\);

-- Location: FF_X73_Y27_N29
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(37));

-- Location: LCCOMB_X74_Y27_N26
\dbg_core_inst|response_data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~22_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(37)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(37),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(37),
	combout => \dbg_core_inst|response_data~22_combout\);

-- Location: LCCOMB_X75_Y27_N6
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~26_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(1) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(1),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~26_combout\);

-- Location: FF_X75_Y27_N7
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~26_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(33));

-- Location: LCCOMB_X76_Y22_N18
\top_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux26~0_combout\ = (\dbg_core_inst|switches_inst|output[3]~3_combout\ & ((\dbg_core_inst|switches_inst|output[0]~0_combout\ & (\dbg_core_inst|switches_inst|output[1]~1_combout\)) # (!\dbg_core_inst|switches_inst|output[0]~0_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[2]~2_combout\))))) # (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[2]~2_combout\ & (\dbg_core_inst|switches_inst|output[1]~1_combout\ $ 
-- (\dbg_core_inst|switches_inst|output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux26~0_combout\);

-- Location: LCCOMB_X76_Y27_N0
\dbg_core_inst|hex_segments_inst|periph_out~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~157_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux26~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~157_combout\);

-- Location: FF_X76_Y27_N1
\dbg_core_inst|hex_segments_inst|periph_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~157_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(33));

-- Location: LCCOMB_X74_Y27_N8
\dbg_core_inst|response_data~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~26_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(33)) # (\dbg_core_inst|hex_segments_inst|periph_out\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(33),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(33),
	combout => \dbg_core_inst|response_data~26_combout\);

-- Location: LCCOMB_X73_Y27_N14
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~30_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~30_combout\);

-- Location: FF_X73_Y27_N15
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~30_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(29));

-- Location: LCCOMB_X77_Y24_N28
\top_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux29~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ $ (((\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\))))) 
-- # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & !\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	combout => \top_inst|Mux29~0_combout\);

-- Location: LCCOMB_X77_Y23_N8
\dbg_core_inst|hex_segments_inst|periph_out~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~161_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux29~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~161_combout\);

-- Location: FF_X77_Y23_N9
\dbg_core_inst|hex_segments_inst|periph_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~161_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(29));

-- Location: LCCOMB_X74_Y27_N14
\dbg_core_inst|response_data~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~30_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(29)) # (\dbg_core_inst|hex_segments_inst|periph_out\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(29),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(29),
	combout => \dbg_core_inst|response_data~30_combout\);

-- Location: LCCOMB_X73_Y28_N4
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~34_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~34_combout\);

-- Location: FF_X73_Y28_N5
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~34_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(25));

-- Location: LCCOMB_X77_Y24_N24
\top_inst|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux33~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\)) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & 
-- ((\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\))))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ $ 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	combout => \top_inst|Mux33~0_combout\);

-- Location: LCCOMB_X74_Y26_N2
\dbg_core_inst|hex_segments_inst|periph_out~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~165_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\top_inst|Mux33~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \top_inst|Mux33~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~165_combout\);

-- Location: FF_X74_Y26_N3
\dbg_core_inst|hex_segments_inst|periph_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~165_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(25));

-- Location: LCCOMB_X74_Y27_N12
\dbg_core_inst|response_data~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~34_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(25)) # (\dbg_core_inst|hex_segments_inst|periph_out\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(25),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(25),
	combout => \dbg_core_inst|response_data~34_combout\);

-- Location: LCCOMB_X73_Y27_N16
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~38_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(5) & 
-- \dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(5),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~38_combout\);

-- Location: FF_X73_Y27_N17
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~38_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(21));

-- Location: LCCOMB_X79_Y23_N10
\top_inst|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux36~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ $ (\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\) # (\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux36~0_combout\);

-- Location: LCCOMB_X79_Y23_N22
\dbg_core_inst|hex_segments_inst|periph_out~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~169_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux36~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~169_combout\);

-- Location: FF_X79_Y23_N23
\dbg_core_inst|hex_segments_inst|periph_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~169_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(21));

-- Location: LCCOMB_X74_Y27_N10
\dbg_core_inst|response_data~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~38_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(21)) # (\dbg_core_inst|hex_segments_inst|periph_out\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(21),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(21),
	combout => \dbg_core_inst|response_data~38_combout\);

-- Location: LCCOMB_X73_Y27_N2
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~42_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~42_combout\);

-- Location: FF_X73_Y27_N3
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~42_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(17));

-- Location: LCCOMB_X75_Y27_N8
\dbg_core_inst|ledr_inst|periph_out~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~36_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \~GND~combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~36_combout\);

-- Location: FF_X75_Y27_N9
\dbg_core_inst|ledr_inst|periph_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~36_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(17));

-- Location: IOIBUF_X115_Y14_N8
\dbg_core_inst|switches_input[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(17),
	o => \dbg_core_inst|switches_input[17]~input_o\);

-- Location: LCCOMB_X75_Y26_N10
\dbg_core_inst|switches_inst|sw_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~18_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (((\dbg_core_inst|switches_input[17]~input_o\)))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|dbg_if_inst|request_out\(17)))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|switches_input[17]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(17),
	combout => \dbg_core_inst|switches_inst|sw_state~18_combout\);

-- Location: FF_X75_Y26_N11
\dbg_core_inst|switches_inst|sw_state[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~18_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(17));

-- Location: LCCOMB_X75_Y26_N28
\dbg_core_inst|switches_inst|periph_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~1_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_input[17]~input_o\)) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_inst|sw_state\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datab => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datac => \dbg_core_inst|switches_input[17]~input_o\,
	datad => \dbg_core_inst|switches_inst|sw_state\(17),
	combout => \dbg_core_inst|switches_inst|periph_out~1_combout\);

-- Location: FF_X75_Y26_N29
\dbg_core_inst|switches_inst|periph_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(17));

-- Location: LCCOMB_X79_Y23_N18
\top_inst|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux40~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\)))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ $ 
-- (\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux40~0_combout\);

-- Location: LCCOMB_X79_Y23_N14
\dbg_core_inst|hex_segments_inst|periph_out~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~173_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux40~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~173_combout\);

-- Location: FF_X79_Y23_N15
\dbg_core_inst|hex_segments_inst|periph_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~173_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(17));

-- Location: LCCOMB_X74_Y27_N16
\dbg_core_inst|response_data~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~42_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(17)) # ((\dbg_core_inst|ledr_inst|periph_out\(17)) # ((\dbg_core_inst|switches_inst|periph_out\(17)) # (\dbg_core_inst|hex_segments_inst|periph_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(17),
	datab => \dbg_core_inst|ledr_inst|periph_out\(17),
	datac => \dbg_core_inst|switches_inst|periph_out\(17),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(17),
	combout => \dbg_core_inst|response_data~42_combout\);

-- Location: LCCOMB_X74_Y27_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]~feeder_combout\ = \dbg_core_inst|response_data~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~42_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]~feeder_combout\);

-- Location: LCCOMB_X73_Y24_N2
\dbg_core_inst|switches_inst|periph_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~4_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[13]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(13),
	datab => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datac => \dbg_core_inst|switches_input[13]~input_o\,
	datad => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~4_combout\);

-- Location: FF_X73_Y24_N3
\dbg_core_inst|switches_inst|periph_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(13));

-- Location: LCCOMB_X73_Y27_N18
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~46_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~46_combout\);

-- Location: FF_X73_Y27_N19
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~46_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(13));

-- Location: LCCOMB_X74_Y24_N22
\dbg_core_inst|ledr_inst|periph_out~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~39_combout\ = (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledr_inst|periph_out~39_combout\);

-- Location: FF_X74_Y24_N23
\dbg_core_inst|ledr_inst|periph_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~39_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(13));

-- Location: LCCOMB_X74_Y24_N12
\dbg_core_inst|hex_segments_inst|periph_out~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~177_combout\ = (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~177_combout\);

-- Location: FF_X74_Y24_N13
\dbg_core_inst|hex_segments_inst|periph_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~177_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(13));

-- Location: LCCOMB_X74_Y24_N16
\dbg_core_inst|response_data~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~46_combout\ = (\dbg_core_inst|switches_inst|periph_out\(13)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(13)) # ((\dbg_core_inst|ledr_inst|periph_out\(13)) # (\dbg_core_inst|hex_segments_inst|periph_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(13),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(13),
	datac => \dbg_core_inst|ledr_inst|periph_out\(13),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(13),
	combout => \dbg_core_inst|response_data~46_combout\);

-- Location: LCCOMB_X74_Y27_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]~feeder_combout\ = \dbg_core_inst|response_data~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~46_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]~feeder_combout\);

-- Location: LCCOMB_X74_Y25_N10
\dbg_core_inst|switches_inst|periph_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~8_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[9]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(9),
	datac => \dbg_core_inst|switches_input[9]~input_o\,
	datad => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~8_combout\);

-- Location: FF_X74_Y25_N11
\dbg_core_inst|switches_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(9));

-- Location: LCCOMB_X75_Y25_N14
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(9),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~feeder_combout\);

-- Location: FF_X75_Y25_N15
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\);

-- Location: LCCOMB_X75_Y25_N24
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~25_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~25_combout\);

-- Location: FF_X75_Y25_N25
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~25_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(9));

-- Location: LCCOMB_X68_Y31_N28
\dbg_core_inst|hex_segments_inst|periph_out~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~181_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~181_combout\);

-- Location: FF_X68_Y31_N29
\dbg_core_inst|hex_segments_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~181_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(9));

-- Location: LCCOMB_X68_Y31_N8
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~50_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~50_combout\);

-- Location: FF_X68_Y31_N9
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~50_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(9));

-- Location: LCCOMB_X55_Y35_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\)) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~18_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(9),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\);

-- Location: LCCOMB_X55_Y35_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(9),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~18_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\);

-- Location: LCCOMB_X55_Y35_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|write_address\(8),
	datac => \dbg_core_inst|uart_emulator_inst|rx_inst|data_new~q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add1~16_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\);

-- Location: LCCOMB_X55_Y35_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & ((\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & 
-- ((\dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\))) # (!\dbg_core_inst|uart_emulator_inst|rx_rd~q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8))))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\ & 
-- (((\dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|empty_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_rd~q\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|read_address\(8),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|Add0~16_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\);

-- Location: LCCOMB_X58_Y35_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\ = ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ $ (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\)))) # (GND)
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ = CARRY((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ & 
-- ((!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\ & (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\ & 
-- !\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[8]~2_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[8]~2_combout\,
	datad => VCC,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[7]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\,
	cout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\);

-- Location: LCCOMB_X58_Y35_N24
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\ = \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\ $ 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\ $ (!\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:write_address_temp[9]~2_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_process:read_address_temp[9]~2_combout\,
	cin => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~2\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\);

-- Location: FF_X58_Y35_N25
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\);

-- Location: LCCOMB_X68_Y31_N18
\dbg_core_inst|uart_emulator_inst|periph_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~6_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out~5_combout\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|uart_emulator_inst|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[9]~q\,
	datac => \dbg_core_inst|uart_emulator_inst|Add0~18_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~6_combout\);

-- Location: FF_X68_Y31_N19
\dbg_core_inst|uart_emulator_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(9));

-- Location: LCCOMB_X68_Y31_N14
\dbg_core_inst|response_data~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~51_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(9)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(9)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(9)) # 
-- (\dbg_core_inst|uart_emulator_inst|periph_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(9),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(9),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(9),
	datad => \dbg_core_inst|uart_emulator_inst|periph_out\(9),
	combout => \dbg_core_inst|response_data~51_combout\);

-- Location: LCCOMB_X75_Y27_N10
\dbg_core_inst|ledr_inst|periph_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~43_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \~GND~combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~43_combout\);

-- Location: FF_X75_Y27_N11
\dbg_core_inst|ledr_inst|periph_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~43_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(9));

-- Location: LCCOMB_X75_Y27_N0
\dbg_core_inst|response_data~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~52_combout\ = (\dbg_core_inst|switches_inst|periph_out\(9)) # ((\dbg_core_inst|response_data~51_combout\) # (\dbg_core_inst|ledr_inst|periph_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(9),
	datab => \dbg_core_inst|response_data~51_combout\,
	datad => \dbg_core_inst|ledr_inst|periph_out\(9),
	combout => \dbg_core_inst|response_data~52_combout\);

-- Location: LCCOMB_X72_Y27_N12
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~54_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(5),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~54_combout\);

-- Location: FF_X72_Y27_N13
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~54_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(5));

-- Location: LCCOMB_X72_Y27_N0
\dbg_core_inst|ledr_inst|periph_out~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~47_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~47_combout\);

-- Location: FF_X72_Y27_N1
\dbg_core_inst|ledr_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~47_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(5));

-- Location: LCCOMB_X72_Y27_N30
\dbg_core_inst|hex_segments_inst|periph_out~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~185_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~185_combout\);

-- Location: FF_X72_Y27_N31
\dbg_core_inst|hex_segments_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~185_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(5));

-- Location: FF_X76_Y27_N15
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(5),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\);

-- Location: LCCOMB_X76_Y27_N22
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~29_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\ & 
-- \dbg_core_inst|periph_ledg_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\,
	datad => \dbg_core_inst|periph_ledg_rd~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~29_combout\);

-- Location: FF_X76_Y27_N23
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~29_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(5));

-- Location: LCCOMB_X72_Y27_N10
\dbg_core_inst|response_data~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~59_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(5)) # ((\dbg_core_inst|ledr_inst|periph_out\(5)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(5)) # (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(5),
	datab => \dbg_core_inst|ledr_inst|periph_out\(5),
	datac => \dbg_core_inst|hex_segments_inst|periph_out\(5),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(5),
	combout => \dbg_core_inst|response_data~59_combout\);

-- Location: LCCOMB_X72_Y27_N20
\dbg_core_inst|ledg_inst|periph_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~2_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~2_combout\);

-- Location: FF_X72_Y27_N21
\dbg_core_inst|ledg_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(5));

-- Location: FF_X58_Y35_N17
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\);

-- Location: LCCOMB_X62_Y32_N2
\dbg_core_inst|uart_emulator_inst|periph_out[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[5]~2_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|Add0~10_combout\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[5]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|Add0~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[5]~2_combout\);

-- Location: FF_X53_Y38_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(5),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~25_q\);

-- Location: LCCOMB_X53_Y38_N6
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~25_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~25_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37_combout\);

-- Location: LCCOMB_X54_Y38_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(5),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X54_Y38_N1
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(31));

-- Location: LCCOMB_X52_Y38_N12
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X52_Y38_N13
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(32));

-- Location: LCCOMB_X53_Y38_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~38_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & (((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(31))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(32) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37_combout\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(32) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~37_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(31),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(32),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~38_combout\);

-- Location: FF_X53_Y38_N3
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~38_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(5));

-- Location: FF_X62_Y32_N3
\dbg_core_inst|uart_emulator_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out[5]~2_combout\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(5),
	sclr => \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(5));

-- Location: LCCOMB_X76_Y25_N26
\dbg_core_inst|switches_inst|periph_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~12_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[5]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(5),
	datab => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_input[5]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~12_combout\);

-- Location: FF_X76_Y25_N27
\dbg_core_inst|switches_inst|periph_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(5));

-- Location: LCCOMB_X72_Y27_N6
\dbg_core_inst|response_data~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~60_combout\ = (\dbg_core_inst|response_data~59_combout\) # ((\dbg_core_inst|ledg_inst|periph_out\(5)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(5)) # (\dbg_core_inst|switches_inst|periph_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_data~59_combout\,
	datab => \dbg_core_inst|ledg_inst|periph_out\(5),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(5),
	datad => \dbg_core_inst|switches_inst|periph_out\(5),
	combout => \dbg_core_inst|response_data~60_combout\);

-- Location: LCCOMB_X75_Y27_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]~feeder_combout\ = \dbg_core_inst|response_data~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~60_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]~feeder_combout\);

-- Location: FF_X75_Y25_N19
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(1),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\);

-- Location: LCCOMB_X75_Y25_N12
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~33_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~33_combout\);

-- Location: FF_X75_Y25_N13
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~33_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(1));

-- Location: FF_X58_Y35_N9
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\);

-- Location: LCCOMB_X59_Y35_N12
\dbg_core_inst|uart_emulator_inst|periph_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~15_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & (((\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\) # 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1) & 
-- (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(1),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[1]~q\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~15_combout\);

-- Location: LCCOMB_X52_Y38_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(1),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X52_Y38_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X52_Y38_N4
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X52_Y38_N5
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(24));

-- Location: FF_X53_Y38_N19
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(1),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~21_q\);

-- Location: LCCOMB_X53_Y38_N18
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~21_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~21_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49_combout\);

-- Location: LCCOMB_X53_Y38_N0
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~50_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(23))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(24) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(24) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(23),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(24),
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~49_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~50_combout\);

-- Location: FF_X53_Y38_N1
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~50_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(1));

-- Location: LCCOMB_X59_Y35_N6
\dbg_core_inst|uart_emulator_inst|periph_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~16_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out~15_combout\ & (((\dbg_core_inst|uart_emulator_inst|Add0~2_combout\) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\)))) # 
-- (!\dbg_core_inst|uart_emulator_inst|periph_out~15_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(1) & (\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out~15_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|Add0~2_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~16_combout\);

-- Location: LCCOMB_X59_Y35_N18
\dbg_core_inst|uart_emulator_inst|periph_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~17_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\ & \dbg_core_inst|uart_emulator_inst|periph_out~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~16_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~17_combout\);

-- Location: FF_X59_Y35_N19
\dbg_core_inst|uart_emulator_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(1));

-- Location: LCCOMB_X75_Y25_N8
\dbg_core_inst|hex_segments_inst|periph_out~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~189_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~189_combout\);

-- Location: FF_X75_Y25_N9
\dbg_core_inst|hex_segments_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~189_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(1));

-- Location: LCCOMB_X75_Y28_N0
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~58_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(1),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~58_combout\);

-- Location: FF_X75_Y28_N1
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~58_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(1));

-- Location: LCCOMB_X75_Y25_N28
\dbg_core_inst|response_data[1]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data[1]~67_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(1)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(1)) # ((\dbg_core_inst|hex_segments_inst|periph_out\(1)) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(1),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out\(1),
	datac => \dbg_core_inst|hex_segments_inst|periph_out\(1),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(1),
	combout => \dbg_core_inst|response_data[1]~67_combout\);

-- Location: LCCOMB_X70_Y29_N6
\dbg_core_inst|ledg_inst|periph_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~6_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~6_combout\);

-- Location: FF_X70_Y29_N7
\dbg_core_inst|ledg_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~6_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(1));

-- Location: LCCOMB_X70_Y29_N20
\dbg_core_inst|ledr_inst|periph_out~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~51_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~51_combout\);

-- Location: FF_X70_Y29_N21
\dbg_core_inst|ledr_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~51_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(1));

-- Location: LCCOMB_X75_Y26_N20
\dbg_core_inst|switches_inst|periph_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~16_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[1]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(1),
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_input[1]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~16_combout\);

-- Location: FF_X75_Y26_N21
\dbg_core_inst|switches_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(1));

-- Location: IOIBUF_X115_Y53_N15
\dbg_core_inst|keys_input[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_keys(1),
	o => \dbg_core_inst|keys_input[1]~input_o\);

-- Location: LCCOMB_X70_Y30_N6
\dbg_core_inst|keys_inst|sw_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|sw_state~2_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (\dbg_core_inst|keys_input[1]~input_o\)) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|request_out\(1)))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|keys_input[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|keys_input[1]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|request_out\(1),
	combout => \dbg_core_inst|keys_inst|sw_state~2_combout\);

-- Location: FF_X70_Y30_N7
\dbg_core_inst|keys_inst|sw_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|sw_state~2_combout\,
	ena => \dbg_core_inst|keys_inst|sw_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|sw_state\(1));

-- Location: LCCOMB_X70_Y30_N18
\dbg_core_inst|keys_inst|periph_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~2_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|keys_inst|sw_state\(1))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & 
-- ((\dbg_core_inst|keys_input[1]~input_o\))))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|keys_inst|sw_state\(1) & ((!\dbg_core_inst|dbg_if_inst|periph_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_inst|sw_state\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|keys_input[1]~input_o\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|keys_inst|periph_out~2_combout\);

-- Location: LCCOMB_X70_Y30_N20
\dbg_core_inst|keys_inst|periph_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~3_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (\dbg_core_inst|Equal11~0_combout\ & \dbg_core_inst|keys_inst|periph_out~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|Equal11~0_combout\,
	datad => \dbg_core_inst|keys_inst|periph_out~2_combout\,
	combout => \dbg_core_inst|keys_inst|periph_out~3_combout\);

-- Location: FF_X70_Y30_N21
\dbg_core_inst|keys_inst|periph_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|periph_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|periph_out\(1));

-- Location: LCCOMB_X70_Y29_N8
\dbg_core_inst|response_data[1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data[1]~68_combout\ = (\dbg_core_inst|ledg_inst|periph_out\(1)) # ((\dbg_core_inst|ledr_inst|periph_out\(1)) # ((\dbg_core_inst|switches_inst|periph_out\(1)) # (\dbg_core_inst|keys_inst|periph_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledg_inst|periph_out\(1),
	datab => \dbg_core_inst|ledr_inst|periph_out\(1),
	datac => \dbg_core_inst|switches_inst|periph_out\(1),
	datad => \dbg_core_inst|keys_inst|periph_out\(1),
	combout => \dbg_core_inst|response_data[1]~68_combout\);

-- Location: LCCOMB_X70_Y29_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector62~0_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\ & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|response_data[1]~67_combout\) 
-- # (\dbg_core_inst|response_data[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datab => \dbg_core_inst|response_data[1]~67_combout\,
	datac => \dbg_core_inst|response_data[1]~68_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector62~0_combout\);

-- Location: FF_X70_Y29_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector62~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(1));

-- Location: FF_X75_Y27_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[5]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(1),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(5));

-- Location: FF_X75_Y27_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~52_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(5),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(9));

-- Location: FF_X74_Y27_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[13]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(9),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(13));

-- Location: FF_X74_Y27_N29
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[17]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(13),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(17));

-- Location: FF_X74_Y27_N11
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~38_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(17),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(21));

-- Location: FF_X74_Y27_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~34_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(21),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(25));

-- Location: FF_X74_Y27_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~30_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(25),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(29));

-- Location: FF_X74_Y27_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~26_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(29),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(33));

-- Location: FF_X74_Y27_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~22_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(33),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(37));

-- Location: FF_X74_Y27_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~18_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(37),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(41));

-- Location: FF_X74_Y27_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~14_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(41),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(45));

-- Location: FF_X74_Y27_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~10_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(45),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(49));

-- Location: FF_X74_Y27_N21
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~6_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(49),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(53));

-- Location: FF_X69_Y25_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~2_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(53),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(57));

-- Location: LCCOMB_X69_Y25_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector2~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(57)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\ & (\dbg_core_inst|hex_segments_inst|periph_out\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(61),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(57),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector2~0_combout\);

-- Location: FF_X69_Y25_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector2~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61));

-- Location: LCCOMB_X68_Y29_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector66~0_combout\ = (((!\dbg_core_inst|uart_emulator_inst|periph_out_width\(0) & !\dbg_core_inst|ledg_inst|periph_out_valid~q\)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\)) 
-- # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out_width\(0),
	datab => \dbg_core_inst|ledg_inst|periph_out_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Mux0~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector64~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector66~0_combout\);

-- Location: FF_X67_Y29_N13
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector66~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1));

-- Location: LCCOMB_X69_Y29_N20
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2) & (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(62) & 
-- ((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61))))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2) & 
-- (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1)) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(62),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X69_Y29_N6
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63) & 
-- !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X72_Y26_N28
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~0_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_start~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~0_combout\);

-- Location: FF_X72_Y26_N29
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(60));

-- Location: LCCOMB_X73_Y24_N8
\top_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux2~0_combout\ = (\dbg_core_inst|switches_inst|output[13]~13_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & ((\dbg_core_inst|switches_inst|output[12]~12_combout\)))) # (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[14]~14_combout\ & (!\dbg_core_inst|switches_inst|output[15]~15_combout\)) # (!\dbg_core_inst|switches_inst|output[14]~14_combout\ & ((\dbg_core_inst|switches_inst|output[12]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y25_N12
\dbg_core_inst|hex_segments_inst|periph_out~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~131_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux2~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~131_combout\);

-- Location: FF_X69_Y25_N13
\dbg_core_inst|hex_segments_inst|periph_out[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~131_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(60));

-- Location: LCCOMB_X72_Y25_N2
\dbg_core_inst|response_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(60)) # (\dbg_core_inst|hex_segments_inst|periph_out\(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(60),
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(60),
	combout => \dbg_core_inst|response_data~0_combout\);

-- Location: LCCOMB_X72_Y26_N30
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~4_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_a~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~4_combout\);

-- Location: FF_X72_Y26_N31
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(56));

-- Location: LCCOMB_X73_Y24_N0
\top_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux6~0_combout\ = (\dbg_core_inst|switches_inst|output[15]~15_combout\ & (\dbg_core_inst|switches_inst|output[12]~12_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ $ (\dbg_core_inst|switches_inst|output[13]~13_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[15]~15_combout\ & (!\dbg_core_inst|switches_inst|output[13]~13_combout\ & (\dbg_core_inst|switches_inst|output[14]~14_combout\ $ (\dbg_core_inst|switches_inst|output[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[15]~15_combout\,
	datab => \dbg_core_inst|switches_inst|output[14]~14_combout\,
	datac => \dbg_core_inst|switches_inst|output[13]~13_combout\,
	datad => \dbg_core_inst|switches_inst|output[12]~12_combout\,
	combout => \top_inst|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y25_N20
\dbg_core_inst|hex_segments_inst|periph_out~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~135_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux6~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~135_combout\);

-- Location: FF_X72_Y25_N21
\dbg_core_inst|hex_segments_inst|periph_out[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~135_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(56));

-- Location: LCCOMB_X72_Y25_N8
\dbg_core_inst|response_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~4_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(56)) # (\dbg_core_inst|hex_segments_inst|periph_out\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(56),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(56),
	combout => \dbg_core_inst|response_data~4_combout\);

-- Location: LCCOMB_X73_Y22_N24
\top_inst|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux9~0_combout\ = (\dbg_core_inst|switches_inst|output[9]~9_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[8]~8_combout\))) # (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[10]~10_combout\ & (!\dbg_core_inst|switches_inst|output[11]~11_combout\)) # (!\dbg_core_inst|switches_inst|output[10]~10_combout\ & ((\dbg_core_inst|switches_inst|output[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux9~0_combout\);

-- Location: LCCOMB_X72_Y25_N10
\dbg_core_inst|hex_segments_inst|periph_out~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~139_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux9~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~139_combout\);

-- Location: FF_X72_Y25_N11
\dbg_core_inst|hex_segments_inst|periph_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~139_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(52));

-- Location: LCCOMB_X72_Y25_N0
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~8_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_z~q\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~8_combout\);

-- Location: FF_X72_Y25_N1
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(52));

-- Location: LCCOMB_X72_Y25_N14
\dbg_core_inst|response_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~8_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(52)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(52),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(52),
	combout => \dbg_core_inst|response_data~8_combout\);

-- Location: LCCOMB_X73_Y22_N16
\top_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux13~0_combout\ = (\dbg_core_inst|switches_inst|output[11]~11_combout\ & (\dbg_core_inst|switches_inst|output[8]~8_combout\ & (\dbg_core_inst|switches_inst|output[9]~9_combout\ $ (\dbg_core_inst|switches_inst|output[10]~10_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[11]~11_combout\ & (!\dbg_core_inst|switches_inst|output[9]~9_combout\ & (\dbg_core_inst|switches_inst|output[8]~8_combout\ $ (\dbg_core_inst|switches_inst|output[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[11]~11_combout\,
	datab => \dbg_core_inst|switches_inst|output[8]~8_combout\,
	datac => \dbg_core_inst|switches_inst|output[9]~9_combout\,
	datad => \dbg_core_inst|switches_inst|output[10]~10_combout\,
	combout => \top_inst|Mux13~0_combout\);

-- Location: LCCOMB_X73_Y22_N10
\dbg_core_inst|hex_segments_inst|periph_out~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~143_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|Mux13~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~143_combout\);

-- Location: FF_X73_Y22_N11
\dbg_core_inst|hex_segments_inst|periph_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~143_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(48));

-- Location: LCCOMB_X73_Y29_N4
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~12_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\ & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.btn_left~q\,
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~12_combout\);

-- Location: FF_X73_Y29_N5
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~12_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(48));

-- Location: LCCOMB_X72_Y25_N4
\dbg_core_inst|response_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~12_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(48)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|hex_segments_inst|periph_out\(48),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(48),
	combout => \dbg_core_inst|response_data~12_combout\);

-- Location: LCCOMB_X74_Y30_N10
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~16_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~16_combout\);

-- Location: FF_X74_Y30_N11
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~16_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(44));

-- Location: LCCOMB_X77_Y23_N24
\top_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux16~0_combout\ = (\dbg_core_inst|switches_inst|output[5]~5_combout\ & (((!\dbg_core_inst|switches_inst|output[7]~7_combout\ & \dbg_core_inst|switches_inst|output[4]~4_combout\)))) # (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[6]~6_combout\ & (!\dbg_core_inst|switches_inst|output[7]~7_combout\)) # (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & ((\dbg_core_inst|switches_inst|output[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux16~0_combout\);

-- Location: LCCOMB_X75_Y25_N20
\dbg_core_inst|hex_segments_inst|periph_out~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~147_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux16~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~147_combout\);

-- Location: FF_X75_Y25_N21
\dbg_core_inst|hex_segments_inst|periph_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~147_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(44));

-- Location: LCCOMB_X72_Y25_N22
\dbg_core_inst|response_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~16_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(44)) # (\dbg_core_inst|hex_segments_inst|periph_out\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(44),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(44),
	combout => \dbg_core_inst|response_data~16_combout\);

-- Location: LCCOMB_X73_Y29_N26
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~20_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_x\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~20_combout\);

-- Location: FF_X73_Y29_N27
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(40));

-- Location: LCCOMB_X77_Y23_N0
\top_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux20~0_combout\ = (\dbg_core_inst|switches_inst|output[6]~6_combout\ & (!\dbg_core_inst|switches_inst|output[5]~5_combout\ & (\dbg_core_inst|switches_inst|output[7]~7_combout\ $ (!\dbg_core_inst|switches_inst|output[4]~4_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[6]~6_combout\ & (\dbg_core_inst|switches_inst|output[4]~4_combout\ & (\dbg_core_inst|switches_inst|output[5]~5_combout\ $ (!\dbg_core_inst|switches_inst|output[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[6]~6_combout\,
	datab => \dbg_core_inst|switches_inst|output[5]~5_combout\,
	datac => \dbg_core_inst|switches_inst|output[7]~7_combout\,
	datad => \dbg_core_inst|switches_inst|output[4]~4_combout\,
	combout => \top_inst|Mux20~0_combout\);

-- Location: LCCOMB_X77_Y23_N14
\dbg_core_inst|hex_segments_inst|periph_out~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~151_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux20~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~151_combout\);

-- Location: FF_X77_Y23_N15
\dbg_core_inst|hex_segments_inst|periph_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~151_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(40));

-- Location: LCCOMB_X72_Y25_N26
\dbg_core_inst|response_data~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~20_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(40)) # (\dbg_core_inst|hex_segments_inst|periph_out\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(40),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(40),
	combout => \dbg_core_inst|response_data~20_combout\);

-- Location: LCCOMB_X72_Y25_N28
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~24_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~24_combout\);

-- Location: FF_X72_Y25_N29
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~24_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(36));

-- Location: LCCOMB_X76_Y22_N16
\top_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux23~0_combout\ = (\dbg_core_inst|switches_inst|output[1]~1_combout\ & (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[0]~0_combout\))) # (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & 
-- ((\dbg_core_inst|switches_inst|output[2]~2_combout\ & (!\dbg_core_inst|switches_inst|output[3]~3_combout\)) # (!\dbg_core_inst|switches_inst|output[2]~2_combout\ & ((\dbg_core_inst|switches_inst|output[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux23~0_combout\);

-- Location: LCCOMB_X76_Y22_N10
\dbg_core_inst|hex_segments_inst|periph_out~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~155_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux23~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~155_combout\);

-- Location: FF_X76_Y22_N11
\dbg_core_inst|hex_segments_inst|periph_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~155_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(36));

-- Location: LCCOMB_X72_Y25_N30
\dbg_core_inst|response_data~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~24_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(36)) # (\dbg_core_inst|hex_segments_inst|periph_out\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(36),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(36),
	combout => \dbg_core_inst|response_data~24_combout\);

-- Location: LCCOMB_X76_Y22_N0
\top_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux27~0_combout\ = (\dbg_core_inst|switches_inst|output[3]~3_combout\ & (\dbg_core_inst|switches_inst|output[0]~0_combout\ & (\dbg_core_inst|switches_inst|output[1]~1_combout\ $ (\dbg_core_inst|switches_inst|output[2]~2_combout\)))) # 
-- (!\dbg_core_inst|switches_inst|output[3]~3_combout\ & (!\dbg_core_inst|switches_inst|output[1]~1_combout\ & (\dbg_core_inst|switches_inst|output[0]~0_combout\ $ (\dbg_core_inst|switches_inst|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|output[3]~3_combout\,
	datab => \dbg_core_inst|switches_inst|output[1]~1_combout\,
	datac => \dbg_core_inst|switches_inst|output[0]~0_combout\,
	datad => \dbg_core_inst|switches_inst|output[2]~2_combout\,
	combout => \top_inst|Mux27~0_combout\);

-- Location: LCCOMB_X76_Y22_N30
\dbg_core_inst|hex_segments_inst|periph_out~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~159_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux27~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~159_combout\);

-- Location: FF_X76_Y22_N31
\dbg_core_inst|hex_segments_inst|periph_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~159_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(32));

-- Location: LCCOMB_X72_Y25_N6
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~28_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.joy_y\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~28_combout\);

-- Location: FF_X72_Y25_N7
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~28_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(32));

-- Location: LCCOMB_X72_Y25_N16
\dbg_core_inst|response_data~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~28_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(32)) # (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(32),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(32),
	combout => \dbg_core_inst|response_data~28_combout\);

-- Location: LCCOMB_X75_Y28_N6
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~32_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~32_combout\);

-- Location: FF_X75_Y28_N7
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~32_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(28));

-- Location: LCCOMB_X76_Y24_N4
\top_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux30~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\)))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & 
-- ((\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & ((!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	combout => \top_inst|Mux30~0_combout\);

-- Location: LCCOMB_X76_Y22_N8
\dbg_core_inst|hex_segments_inst|periph_out~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~163_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux30~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~163_combout\);

-- Location: FF_X76_Y22_N9
\dbg_core_inst|hex_segments_inst|periph_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~163_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(28));

-- Location: LCCOMB_X72_Y25_N24
\dbg_core_inst|response_data~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~32_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(28)) # (\dbg_core_inst|hex_segments_inst|periph_out\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(28),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(28),
	combout => \dbg_core_inst|response_data~32_combout\);

-- Location: LCCOMB_X72_Y25_N12
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~36_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(0) & 
-- \dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_x\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~36_combout\);

-- Location: FF_X72_Y25_N13
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~36_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(24));

-- Location: LCCOMB_X76_Y24_N0
\top_inst|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux34~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~8_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~10_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~12_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~14_combout\,
	combout => \top_inst|Mux34~0_combout\);

-- Location: LCCOMB_X75_Y25_N26
\dbg_core_inst|hex_segments_inst|periph_out~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~167_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & \top_inst|Mux34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \top_inst|Mux34~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~167_combout\);

-- Location: FF_X75_Y25_N27
\dbg_core_inst|hex_segments_inst|periph_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~167_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(24));

-- Location: LCCOMB_X72_Y25_N18
\dbg_core_inst|response_data~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~36_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(24)) # (\dbg_core_inst|hex_segments_inst|periph_out\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(24),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(24),
	combout => \dbg_core_inst|response_data~36_combout\);

-- Location: LCCOMB_X73_Y28_N24
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~40_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~40_combout\);

-- Location: FF_X73_Y28_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~40_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(20));

-- Location: LCCOMB_X79_Y23_N0
\top_inst|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux37~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & (((!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ & \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\)))) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & 
-- ((\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\)) # (!\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & ((\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux37~0_combout\);

-- Location: LCCOMB_X79_Y23_N26
\dbg_core_inst|hex_segments_inst|periph_out~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~171_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux37~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~171_combout\);

-- Location: FF_X79_Y23_N27
\dbg_core_inst|hex_segments_inst|periph_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~171_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(20));

-- Location: LCCOMB_X75_Y27_N2
\dbg_core_inst|response_data~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~40_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(20)) # (\dbg_core_inst|hex_segments_inst|periph_out\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(20),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(20),
	combout => \dbg_core_inst|response_data~40_combout\);

-- Location: IOIBUF_X115_Y13_N1
\dbg_core_inst|switches_input[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(16),
	o => \dbg_core_inst|switches_input[16]~input_o\);

-- Location: LCCOMB_X75_Y26_N0
\dbg_core_inst|switches_inst|sw_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|sw_state~17_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & (\dbg_core_inst|switches_input[16]~input_o\)) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|request_out\(16)))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (\dbg_core_inst|switches_input[16]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_input[16]~input_o\,
	datab => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|request_out\(16),
	datad => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|switches_inst|sw_state~17_combout\);

-- Location: FF_X75_Y26_N1
\dbg_core_inst|switches_inst|sw_state[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|sw_state~17_combout\,
	ena => \dbg_core_inst|switches_inst|sw_state[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|sw_state\(16));

-- Location: LCCOMB_X75_Y26_N14
\dbg_core_inst|switches_inst|periph_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~2_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_input[16]~input_o\)) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_inst|sw_state\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_input[16]~input_o\,
	datab => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_inst|sw_state\(16),
	combout => \dbg_core_inst|switches_inst|periph_out~2_combout\);

-- Location: FF_X75_Y26_N15
\dbg_core_inst|switches_inst|periph_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(16));

-- Location: LCCOMB_X75_Y27_N16
\dbg_core_inst|ledr_inst|periph_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~37_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \~GND~combout\,
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~37_combout\);

-- Location: FF_X75_Y27_N17
\dbg_core_inst|ledr_inst|periph_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~37_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(16));

-- Location: LCCOMB_X73_Y27_N20
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~44_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.c_y\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~44_combout\);

-- Location: FF_X73_Y27_N21
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~44_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(16));

-- Location: LCCOMB_X79_Y23_N16
\top_inst|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|Mux41~0_combout\ = (\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\)))) # 
-- (!\top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\ & (\top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\ $ (!\top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_inst|gen:uut|adderN_gen:1:add|Add0~4_combout\,
	datab => \top_inst|gen:uut|adderN_gen:1:add|Add0~6_combout\,
	datac => \top_inst|gen:uut|adderN_gen:1:add|Add0~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~2_combout\,
	combout => \top_inst|Mux41~0_combout\);

-- Location: LCCOMB_X79_Y23_N24
\dbg_core_inst|hex_segments_inst|periph_out~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~175_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \top_inst|Mux41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \top_inst|Mux41~0_combout\,
	combout => \dbg_core_inst|hex_segments_inst|periph_out~175_combout\);

-- Location: FF_X79_Y23_N25
\dbg_core_inst|hex_segments_inst|periph_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~175_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(16));

-- Location: LCCOMB_X75_Y27_N28
\dbg_core_inst|response_data~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~44_combout\ = (\dbg_core_inst|switches_inst|periph_out\(16)) # ((\dbg_core_inst|ledr_inst|periph_out\(16)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(16)) # (\dbg_core_inst|hex_segments_inst|periph_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(16),
	datab => \dbg_core_inst|ledr_inst|periph_out\(16),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(16),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(16),
	combout => \dbg_core_inst|response_data~44_combout\);

-- Location: LCCOMB_X75_Y27_N22
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]~feeder_combout\ = \dbg_core_inst|response_data~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~44_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]~feeder_combout\);

-- Location: LCCOMB_X73_Y24_N14
\dbg_core_inst|switches_inst|periph_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~6_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[12]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|sw_state\(12),
	datab => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datac => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datad => \dbg_core_inst|switches_input[12]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~6_combout\);

-- Location: FF_X73_Y24_N15
\dbg_core_inst|switches_inst|periph_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(12));

-- Location: LCCOMB_X74_Y24_N28
\dbg_core_inst|ledr_inst|periph_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~41_combout\ = (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|ledr_inst|periph_out~41_combout\);

-- Location: FF_X74_Y24_N29
\dbg_core_inst|ledr_inst|periph_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~41_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(12));

-- Location: LCCOMB_X73_Y27_N6
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~48_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(4) & 
-- \dbg_core_inst|dbg_if_inst|periph_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(4),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~48_combout\);

-- Location: FF_X73_Y27_N7
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~48_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(12));

-- Location: LCCOMB_X74_Y24_N10
\dbg_core_inst|hex_segments_inst|periph_out~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~179_combout\ = (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~179_combout\);

-- Location: FF_X74_Y24_N11
\dbg_core_inst|hex_segments_inst|periph_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~179_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(12));

-- Location: LCCOMB_X74_Y24_N6
\dbg_core_inst|response_data~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~48_combout\ = (\dbg_core_inst|switches_inst|periph_out\(12)) # ((\dbg_core_inst|ledr_inst|periph_out\(12)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(12)) # (\dbg_core_inst|hex_segments_inst|periph_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out\(12),
	datab => \dbg_core_inst|ledr_inst|periph_out\(12),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(12),
	datad => \dbg_core_inst|hex_segments_inst|periph_out\(12),
	combout => \dbg_core_inst|response_data~48_combout\);

-- Location: LCCOMB_X75_Y27_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]~feeder_combout\ = \dbg_core_inst|response_data~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|response_data~48_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]~feeder_combout\);

-- Location: LCCOMB_X68_Y31_N10
\dbg_core_inst|ledr_inst|periph_out~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~45_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~45_combout\);

-- Location: FF_X68_Y31_N11
\dbg_core_inst|ledr_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~45_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(8));

-- Location: LCCOMB_X68_Y31_N6
\dbg_core_inst|hex_segments_inst|periph_out~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~183_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~183_combout\);

-- Location: FF_X68_Y31_N7
\dbg_core_inst|hex_segments_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~183_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(8));

-- Location: FF_X58_Y35_N23
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\);

-- Location: LCCOMB_X68_Y31_N4
\dbg_core_inst|uart_emulator_inst|periph_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~8_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out~5_combout\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|uart_emulator_inst|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[8]~q\,
	datab => \dbg_core_inst|uart_emulator_inst|Add0~16_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~5_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~8_combout\);

-- Location: FF_X68_Y31_N5
\dbg_core_inst|uart_emulator_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(8));

-- Location: FF_X75_Y25_N7
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|request_out\(8),
	sload => VCC,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\);

-- Location: LCCOMB_X75_Y25_N16
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~27_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~27_combout\);

-- Location: FF_X75_Y25_N17
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~27_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(8));

-- Location: LCCOMB_X68_Y31_N2
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~52_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(0) & (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_l\(0),
	datab => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~52_combout\);

-- Location: FF_X68_Y31_N3
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~52_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(8));

-- Location: LCCOMB_X68_Y31_N0
\dbg_core_inst|response_data~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~55_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(8)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(8)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(8)) # 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(8),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out\(8),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(8),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(8),
	combout => \dbg_core_inst|response_data~55_combout\);

-- Location: LCCOMB_X74_Y25_N14
\dbg_core_inst|switches_inst|periph_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~10_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_input[8]~input_o\)) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_inst|sw_state\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_input[8]~input_o\,
	datab => \dbg_core_inst|switches_inst|sw_state\(8),
	datac => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datad => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~10_combout\);

-- Location: FF_X74_Y25_N15
\dbg_core_inst|switches_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(8));

-- Location: LCCOMB_X68_Y31_N12
\dbg_core_inst|ledg_inst|periph_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~0_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \~GND~combout\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~0_combout\);

-- Location: FF_X68_Y31_N13
\dbg_core_inst|ledg_inst|periph_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(8));

-- Location: LCCOMB_X68_Y31_N22
\dbg_core_inst|response_data~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~56_combout\ = (\dbg_core_inst|ledr_inst|periph_out\(8)) # ((\dbg_core_inst|response_data~55_combout\) # ((\dbg_core_inst|switches_inst|periph_out\(8)) # (\dbg_core_inst|ledg_inst|periph_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledr_inst|periph_out\(8),
	datab => \dbg_core_inst|response_data~55_combout\,
	datac => \dbg_core_inst|switches_inst|periph_out\(8),
	datad => \dbg_core_inst|ledg_inst|periph_out\(8),
	combout => \dbg_core_inst|response_data~56_combout\);

-- Location: LCCOMB_X75_Y27_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]~feeder_combout\ = \dbg_core_inst|response_data~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|response_data~56_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]~feeder_combout\);

-- Location: LCCOMB_X72_Y27_N2
\dbg_core_inst|hex_segments_inst|periph_out~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~187_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~187_combout\);

-- Location: FF_X72_Y27_N3
\dbg_core_inst|hex_segments_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~187_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(4));

-- Location: LCCOMB_X72_Y27_N24
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~56_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & 
-- \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_gc_ctrl_emulator_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(4),
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~56_combout\);

-- Location: FF_X72_Y27_N25
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~56_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(4));

-- Location: LCCOMB_X76_Y27_N28
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(4),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~feeder_combout\);

-- Location: FF_X76_Y27_N29
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\);

-- Location: LCCOMB_X76_Y27_N10
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~31_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~31_combout\);

-- Location: FF_X76_Y27_N11
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~31_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(4));

-- Location: LCCOMB_X72_Y27_N28
\dbg_core_inst|ledr_inst|periph_out~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~49_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~49_combout\);

-- Location: FF_X72_Y27_N29
\dbg_core_inst|ledr_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~49_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(4));

-- Location: LCCOMB_X72_Y27_N22
\dbg_core_inst|response_data~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~63_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(4)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(4)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(4)) # (\dbg_core_inst|ledr_inst|periph_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(4),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(4),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(4),
	datad => \dbg_core_inst|ledr_inst|periph_out\(4),
	combout => \dbg_core_inst|response_data~63_combout\);

-- Location: LCCOMB_X72_Y27_N16
\dbg_core_inst|ledg_inst|periph_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~4_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledg_inst|periph_out~4_combout\);

-- Location: FF_X72_Y27_N17
\dbg_core_inst|ledg_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(4));

-- Location: FF_X58_Y35_N15
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\);

-- Location: LCCOMB_X62_Y32_N6
\dbg_core_inst|uart_emulator_inst|periph_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out[4]~0_combout\ = (\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|uart_emulator_inst|Add0~8_combout\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[4]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|Add0~8_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out[4]~0_combout\);

-- Location: LCCOMB_X52_Y38_N2
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]~feeder_combout\ = \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(4),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X52_Y38_N3
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(29));

-- Location: FF_X53_Y38_N15
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(4),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~24_q\);

-- Location: LCCOMB_X53_Y38_N14
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~24_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~24_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41_combout\);

-- Location: LCCOMB_X52_Y38_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X52_Y38_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X53_Y38_N22
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~42_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(29))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(30) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41_combout\))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(30) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(29),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~41_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(30),
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~42_combout\);

-- Location: FF_X53_Y38_N23
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~42_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(4));

-- Location: FF_X62_Y32_N7
\dbg_core_inst|uart_emulator_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out[4]~0_combout\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(4),
	sclr => \dbg_core_inst|uart_emulator_inst|periph_out[7]~9_combout\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_rd_last~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(4));

-- Location: LCCOMB_X76_Y25_N22
\dbg_core_inst|switches_inst|periph_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~14_combout\ = (!\dbg_core_inst|switches_inst|periph_out[8]~0_combout\ & ((\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & ((\dbg_core_inst|switches_input[4]~input_o\))) # 
-- (!\dbg_core_inst|switches_inst|RotateRight0~0_combout\ & (\dbg_core_inst|switches_inst|sw_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|RotateRight0~0_combout\,
	datab => \dbg_core_inst|switches_inst|sw_state\(4),
	datac => \dbg_core_inst|switches_inst|periph_out[8]~0_combout\,
	datad => \dbg_core_inst|switches_input[4]~input_o\,
	combout => \dbg_core_inst|switches_inst|periph_out~14_combout\);

-- Location: FF_X76_Y25_N23
\dbg_core_inst|switches_inst|periph_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(4));

-- Location: LCCOMB_X72_Y27_N18
\dbg_core_inst|response_data~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|response_data~64_combout\ = (\dbg_core_inst|response_data~63_combout\) # ((\dbg_core_inst|ledg_inst|periph_out\(4)) # ((\dbg_core_inst|uart_emulator_inst|periph_out\(4)) # (\dbg_core_inst|switches_inst|periph_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|response_data~63_combout\,
	datab => \dbg_core_inst|ledg_inst|periph_out\(4),
	datac => \dbg_core_inst|uart_emulator_inst|periph_out\(4),
	datad => \dbg_core_inst|switches_inst|periph_out\(4),
	combout => \dbg_core_inst|response_data~64_combout\);

-- Location: LCCOMB_X74_Y27_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]~feeder_combout\ = \dbg_core_inst|response_data~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|response_data~64_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]~feeder_combout\);

-- Location: LCCOMB_X70_Y29_N10
\dbg_core_inst|ledr_inst|periph_out~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledr_inst|periph_out~53_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|ledr_inst|periph_out~53_combout\);

-- Location: FF_X70_Y29_N11
\dbg_core_inst|ledr_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledr_inst|periph_out~53_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledr_inst|periph_out\(0));

-- Location: LCCOMB_X69_Y30_N10
\dbg_core_inst|switches_inst|periph_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~18_combout\ = (!\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (\dbg_core_inst|dbg_if_inst|periph_addr\(2) & \dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|switches_inst|periph_out~18_combout\);

-- Location: LCCOMB_X69_Y30_N20
\dbg_core_inst|switches_inst|periph_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~19_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|switches_inst|sw_state\(0))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- ((\dbg_core_inst|switches_inst|swic_state~q\))))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|switches_inst|sw_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|switches_inst|sw_state\(0),
	datad => \dbg_core_inst|switches_inst|swic_state~q\,
	combout => \dbg_core_inst|switches_inst|periph_out~19_combout\);

-- Location: LCCOMB_X69_Y30_N2
\dbg_core_inst|switches_inst|periph_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|switches_inst|periph_out~20_combout\ = (\dbg_core_inst|switches_inst|periph_out~18_combout\ & ((\dbg_core_inst|switches_inst|periph_out~19_combout\) # ((\dbg_core_inst|switches_input[0]~input_o\ & 
-- \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|switches_inst|periph_out~18_combout\,
	datab => \dbg_core_inst|switches_input[0]~input_o\,
	datac => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datad => \dbg_core_inst|switches_inst|periph_out~19_combout\,
	combout => \dbg_core_inst|switches_inst|periph_out~20_combout\);

-- Location: FF_X69_Y30_N3
\dbg_core_inst|switches_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|switches_inst|periph_out~20_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|switches_inst|periph_out\(0));

-- Location: LCCOMB_X76_Y24_N26
\top_inst|gen:uut|adderN_gen:1:add|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\ = !\top_inst|gen:uut|adderN_gen:1:add|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_inst|gen:uut|adderN_gen:1:add|Add0~15\,
	combout => \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\);

-- Location: LCCOMB_X70_Y29_N4
\dbg_core_inst|ledg_inst|periph_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|ledg_inst|periph_out~8_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|periph_ledg_rd~0_combout\ & \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datad => \top_inst|gen:uut|adderN_gen:1:add|Add0~16_combout\,
	combout => \dbg_core_inst|ledg_inst|periph_out~8_combout\);

-- Location: FF_X70_Y29_N5
\dbg_core_inst|ledg_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|ledg_inst|periph_out~8_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|ledg_inst|periph_out\(0));

-- Location: IOIBUF_X115_Y40_N8
\dbg_core_inst|keys_input[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_keys(0),
	o => \dbg_core_inst|keys_input[0]~input_o\);

-- Location: LCCOMB_X70_Y30_N8
\dbg_core_inst|keys_inst|swic_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|swic_state~1_combout\ = (\dbg_core_inst|keys_inst|swic_state~0_combout\ & ((\dbg_core_inst|dbg_if_inst|request_out\(0)) # ((!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\)))) # 
-- (!\dbg_core_inst|keys_inst|swic_state~0_combout\ & (((\dbg_core_inst|keys_inst|swic_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_inst|swic_state~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(0),
	datac => \dbg_core_inst|keys_inst|swic_state~q\,
	datad => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|keys_inst|swic_state~1_combout\);

-- Location: FF_X70_Y30_N9
\dbg_core_inst|keys_inst|swic_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|swic_state~1_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|swic_state~q\);

-- Location: LCCOMB_X70_Y30_N4
\dbg_core_inst|keys_inst|sw_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|sw_state~0_combout\ = (\dbg_core_inst|dbg_if_inst|res_n_int~q\ & ((\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & ((\dbg_core_inst|keys_input[0]~input_o\))) # (!\dbg_core_inst|uart_emulator_inst|Equal0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|request_out\(0))))) # (!\dbg_core_inst|dbg_if_inst|res_n_int~q\ & (((\dbg_core_inst|keys_input[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|res_n_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|request_out\(0),
	datac => \dbg_core_inst|keys_input[0]~input_o\,
	datad => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|keys_inst|sw_state~0_combout\);

-- Location: FF_X70_Y30_N5
\dbg_core_inst|keys_inst|sw_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|sw_state~0_combout\,
	ena => \dbg_core_inst|keys_inst|sw_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|sw_state\(0));

-- Location: LCCOMB_X70_Y30_N30
\dbg_core_inst|keys_inst|periph_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~7_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (((\dbg_core_inst|keys_inst|sw_state\(0) & \dbg_core_inst|dbg_if_inst|periph_addr\(1))))) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\dbg_core_inst|keys_inst|swic_state~q\)) # (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & ((\dbg_core_inst|keys_inst|sw_state\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_inst|swic_state~q\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|keys_inst|sw_state\(0),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	combout => \dbg_core_inst|keys_inst|periph_out~7_combout\);

-- Location: LCCOMB_X69_Y30_N14
\dbg_core_inst|keys_inst|periph_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~6_combout\ = (\dbg_core_inst|dbg_if_inst|periph_addr\(4) & (\dbg_core_inst|dbg_if_inst|request_rd_valid~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(2) & !\dbg_core_inst|dbg_if_inst|periph_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|periph_addr\(4),
	datab => \dbg_core_inst|dbg_if_inst|request_rd_valid~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(2),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(3),
	combout => \dbg_core_inst|keys_inst|periph_out~6_combout\);

-- Location: LCCOMB_X70_Y30_N10
\dbg_core_inst|keys_inst|periph_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|keys_inst|periph_out~8_combout\ = (\dbg_core_inst|keys_inst|periph_out~6_combout\ & ((\dbg_core_inst|keys_inst|periph_out~7_combout\) # ((\dbg_core_inst|keys_input[0]~input_o\ & \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|keys_input[0]~input_o\,
	datab => \dbg_core_inst|uart_emulator_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|keys_inst|periph_out~7_combout\,
	datad => \dbg_core_inst|keys_inst|periph_out~6_combout\,
	combout => \dbg_core_inst|keys_inst|periph_out~8_combout\);

-- Location: FF_X70_Y30_N11
\dbg_core_inst|keys_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|keys_inst|periph_out~8_combout\,
	sclr => \dbg_core_inst|dbg_if_inst|ALT_INV_res_n_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|keys_inst|periph_out\(0));

-- Location: LCCOMB_X70_Y29_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1_combout\ = (\dbg_core_inst|ledr_inst|periph_out\(0)) # ((\dbg_core_inst|switches_inst|periph_out\(0)) # ((\dbg_core_inst|ledg_inst|periph_out\(0)) # (\dbg_core_inst|keys_inst|periph_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|ledr_inst|periph_out\(0),
	datab => \dbg_core_inst|switches_inst|periph_out\(0),
	datac => \dbg_core_inst|ledg_inst|periph_out\(0),
	datad => \dbg_core_inst|keys_inst|periph_out\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1_combout\);

-- Location: LCCOMB_X70_Y29_N22
\dbg_core_inst|hex_segments_inst|periph_out~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|hex_segments_inst|periph_out~191_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & (\~GND~combout\ & \dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datac => \~GND~combout\,
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|hex_segments_inst|periph_out~191_combout\);

-- Location: FF_X70_Y29_N23
\dbg_core_inst|hex_segments_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|hex_segments_inst|periph_out~191_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|hex_segments_inst|periph_out\(0));

-- Location: LCCOMB_X68_Y26_N12
\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\ & (\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\ & \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~4_combout\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~6_combout\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~5_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\);

-- Location: LCCOMB_X68_Y26_N0
\dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~0_combout\ = (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\ & 
-- (\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(1))) # (!\dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\ & ((\dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\))))) # 
-- (!\dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (((\dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|recveived_reg\(1),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\,
	datad => \dbg_core_inst|gc_ctrl_emulator_inst|Equal0~7_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~0_combout\);

-- Location: FF_X68_Y26_N1
\dbg_core_inst|gc_ctrl_emulator_inst|do_rumble\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\);

-- Location: LCCOMB_X73_Y29_N28
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~60_combout\ = (\dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\ & ((\dbg_core_inst|dbg_if_inst|periph_addr\(0) & (\dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|periph_addr\(0) & ((\dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|gc_ctrl_emulator_inst|do_rumble~q\,
	datab => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	datac => \dbg_core_inst|gc_ctrl_emulator_inst|button_state.trigger_r\(0),
	datad => \dbg_core_inst|periph_gc_ctrl_emulator_rd~1_combout\,
	combout => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~60_combout\);

-- Location: FF_X73_Y29_N29
\dbg_core_inst|gc_ctrl_emulator_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out~60_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(0));

-- Location: LCCOMB_X74_Y24_N0
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~feeder_combout\ = \dbg_core_inst|dbg_if_inst|request_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|request_out\(0),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~feeder_combout\);

-- Location: FF_X74_Y24_N1
\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~feeder_combout\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\);

-- Location: LCCOMB_X74_Y26_N14
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~35_combout\ = (\dbg_core_inst|periph_ledg_rd~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\ & (!\dbg_core_inst|dbg_if_inst|periph_addr\(1) & 
-- !\dbg_core_inst|dbg_if_inst|periph_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|periph_ledg_rd~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\,
	datac => \dbg_core_inst|dbg_if_inst|periph_addr\(1),
	datad => \dbg_core_inst|dbg_if_inst|periph_addr\(0),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~35_combout\);

-- Location: FF_X74_Y26_N15
\dbg_core_inst|snes_ctrl_emulator_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out~35_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(0));

-- Location: FF_X54_Y38_N3
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X56_Y37_N28
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X56_Y37_N29
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(22));

-- Location: FF_X53_Y38_N31
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|uart_emulator_inst|rx_inst|data_out\(0),
	sload => VCC,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~20_q\);

-- Location: LCCOMB_X53_Y38_N30
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~20_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~20_q\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~19_q\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53_combout\);

-- Location: LCCOMB_X56_Y37_N26
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~54_combout\ = (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(22) & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(21))) # (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53_combout\))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(22) & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(21),
	datab => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram_rtl_0_bypass\(22),
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~53_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~35_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~54_combout\);

-- Location: FF_X56_Y37_N27
\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|ram~54_combout\,
	ena => \dbg_core_inst|uart_emulator_inst|rx_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(0));

-- Location: FF_X58_Y35_N7
\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~1_combout\,
	asdata => VCC,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|uart_emulator_inst|rx_fifo|full_next~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\);

-- Location: LCCOMB_X59_Y35_N20
\dbg_core_inst|uart_emulator_inst|periph_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~21_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & (((\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\)))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & ((\dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\))) # (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\ & 
-- (\dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|baud_rate_selector\(0),
	datab => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|rx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out[0]~10_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~21_combout\);

-- Location: LCCOMB_X59_Y35_N30
\dbg_core_inst|uart_emulator_inst|periph_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~22_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & ((\dbg_core_inst|uart_emulator_inst|periph_out~21_combout\ & 
-- ((\dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\))) # (!\dbg_core_inst|uart_emulator_inst|periph_out~21_combout\ & (\dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(0))))) # 
-- (!\dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\ & (((\dbg_core_inst|uart_emulator_inst|periph_out~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|rx_fifo|memory_inst|rd1_data\(0),
	datab => \dbg_core_inst|uart_emulator_inst|tx_fifo|GENERATE_FILL_LEVEL:fill_level_int[0]~q\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out[0]~11_combout\,
	datad => \dbg_core_inst|uart_emulator_inst|periph_out~21_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~22_combout\);

-- Location: LCCOMB_X59_Y35_N22
\dbg_core_inst|uart_emulator_inst|periph_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|uart_emulator_inst|periph_out~23_combout\ = (\dbg_core_inst|uart_emulator_inst|periph_out~22_combout\ & \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|uart_emulator_inst|periph_out~22_combout\,
	datac => \dbg_core_inst|uart_emulator_inst|periph_out_valid~0_combout\,
	combout => \dbg_core_inst|uart_emulator_inst|periph_out~23_combout\);

-- Location: FF_X59_Y35_N23
\dbg_core_inst|uart_emulator_inst|periph_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|uart_emulator_inst|periph_out~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|uart_emulator_inst|periph_out\(0));

-- Location: LCCOMB_X70_Y29_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0_combout\ = (\dbg_core_inst|hex_segments_inst|periph_out\(0)) # ((\dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(0)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(0)) # 
-- (\dbg_core_inst|uart_emulator_inst|periph_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|hex_segments_inst|periph_out\(0),
	datab => \dbg_core_inst|gc_ctrl_emulator_inst|periph_out\(0),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|periph_out\(0),
	datad => \dbg_core_inst|uart_emulator_inst|periph_out\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0_combout\);

-- Location: LCCOMB_X70_Y29_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~2_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1_combout\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.SHIFT~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~2_combout\);

-- Location: FF_X70_Y29_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector63~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(0));

-- Location: FF_X74_Y27_N1
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[4]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(0),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(4));

-- Location: FF_X75_Y27_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[8]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(4),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(8));

-- Location: FF_X75_Y27_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[12]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(8),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(12));

-- Location: FF_X75_Y27_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[16]~feeder_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(12),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(16));

-- Location: FF_X75_Y27_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~40_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(16),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(20));

-- Location: FF_X72_Y25_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~36_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(20),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(24));

-- Location: FF_X72_Y25_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~32_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(24),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(28));

-- Location: FF_X72_Y25_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~28_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(28),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(32));

-- Location: FF_X72_Y25_N31
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~24_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(32),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(36));

-- Location: FF_X72_Y25_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~20_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(36),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(40));

-- Location: FF_X72_Y25_N23
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~16_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(40),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(44));

-- Location: FF_X72_Y25_N5
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~12_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(44),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(48));

-- Location: FF_X72_Y25_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~8_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(48),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(52));

-- Location: FF_X72_Y25_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~4_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(52),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(56));

-- Location: FF_X72_Y25_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|response_data~0_combout\,
	asdata => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(56),
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.IDLE~q\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer[54]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60));

-- Location: LCCOMB_X69_Y29_N24
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]~feeder_combout\);

-- Location: FF_X69_Y29_N25
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask[0]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0));

-- Location: LCCOMB_X69_Y29_N8
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector90~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\ $ 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60) & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector90~0_combout\);

-- Location: LCCOMB_X66_Y29_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\);

-- Location: FF_X69_Y29_N9
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector90~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(0));

-- Location: LCCOMB_X63_Y33_N30
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & 
-- (((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\);

-- Location: LCCOMB_X65_Y33_N18
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31_combout\);

-- Location: LCCOMB_X65_Y33_N4
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~31_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32_combout\);

-- Location: LCCOMB_X65_Y33_N24
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30_combout\);

-- Location: LCCOMB_X65_Y33_N30
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30_combout\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\);

-- Location: LCCOMB_X65_Y33_N2
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\);

-- Location: LCCOMB_X65_Y33_N12
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)) # ((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\ & 
-- !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28_combout\);

-- Location: LCCOMB_X65_Y33_N14
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\ $ 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~28_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29_combout\);

-- Location: LCCOMB_X65_Y33_N16
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\);

-- Location: LCCOMB_X65_Y33_N0
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33_combout\);

-- Location: LCCOMB_X65_Y33_N10
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33_combout\) # ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~33_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34_combout\);

-- Location: LCCOMB_X65_Y33_N28
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\ & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34_combout\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~29_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~34_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1_combout\);

-- Location: LCCOMB_X62_Y33_N18
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~17_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ 
-- & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux7~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~17_combout\);

-- Location: FF_X62_Y33_N19
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~17_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(0));

-- Location: LCCOMB_X50_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\);

-- Location: LCCOMB_X53_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73_combout\);

-- Location: LCCOMB_X53_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72_combout\);

-- Location: LCCOMB_X53_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~73_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~72_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\);

-- Location: LCCOMB_X53_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75_combout\);

-- Location: LCCOMB_X53_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71_combout\);

-- Location: LCCOMB_X53_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~74_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~75_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~71_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76_combout\);

-- Location: LCCOMB_X48_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68_combout\);

-- Location: LCCOMB_X48_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66_combout\);

-- Location: LCCOMB_X48_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65_combout\);

-- Location: LCCOMB_X48_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~66_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~65_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\);

-- Location: LCCOMB_X48_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64_combout\);

-- Location: LCCOMB_X48_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~68_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~67_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~64_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69_combout\);

-- Location: LCCOMB_X46_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58_combout\);

-- Location: LCCOMB_X46_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62_combout\);

-- Location: LCCOMB_X46_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60_combout\);

-- Location: LCCOMB_X46_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59_combout\);

-- Location: LCCOMB_X46_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~60_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~59_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\);

-- Location: LCCOMB_X46_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~58_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~62_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~61_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63_combout\);

-- Location: LCCOMB_X47_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~69_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~63_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\);

-- Location: LCCOMB_X46_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54_combout\);

-- Location: LCCOMB_X46_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53_combout\);

-- Location: LCCOMB_X46_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~54_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~53_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\);

-- Location: LCCOMB_X47_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56_combout\);

-- Location: LCCOMB_X46_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52_combout\);

-- Location: LCCOMB_X47_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~55_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~56_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~52_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57_combout\);

-- Location: LCCOMB_X47_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~76_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~70_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~57_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77_combout\);

-- Location: LCCOMB_X45_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38_combout\);

-- Location: LCCOMB_X45_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40_combout\);

-- Location: LCCOMB_X45_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39_combout\);

-- Location: LCCOMB_X45_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~40_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~39_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\);

-- Location: LCCOMB_X45_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42_combout\);

-- Location: LCCOMB_X45_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~38_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~41_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~42_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43_combout\);

-- Location: LCCOMB_X46_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34_combout\);

-- Location: LCCOMB_X46_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33_combout\);

-- Location: LCCOMB_X46_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~34_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~33_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\);

-- Location: LCCOMB_X45_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32_combout\);

-- Location: LCCOMB_X45_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36_combout\);

-- Location: LCCOMB_X45_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~35_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~32_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~36_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37_combout\);

-- Location: LCCOMB_X45_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~43_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~37_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\);

-- Location: LCCOMB_X47_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49_combout\);

-- Location: LCCOMB_X47_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46_combout\);

-- Location: LCCOMB_X47_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47_combout\);

-- Location: LCCOMB_X47_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~46_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~47_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\);

-- Location: LCCOMB_X47_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45_combout\);

-- Location: LCCOMB_X47_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~49_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~48_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~45_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50_combout\);

-- Location: LCCOMB_X47_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26_combout\);

-- Location: LCCOMB_X47_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27_combout\);

-- Location: LCCOMB_X47_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28_combout\);

-- Location: LCCOMB_X47_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~27_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~28_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\);

-- Location: LCCOMB_X47_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30_combout\);

-- Location: LCCOMB_X47_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~26_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~29_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31_combout\);

-- Location: LCCOMB_X47_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~44_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~50_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~31_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51_combout\);

-- Location: LCCOMB_X47_Y33_N12
\dbg_core_inst|dbg_if_inst|tx_data[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~37_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~77_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~51_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[0]~37_combout\);

-- Location: LCCOMB_X52_Y33_N10
\dbg_core_inst|dbg_if_inst|tx_data[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(0)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|tx_data[0]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(0),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[0]~37_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[0]~38_combout\);

-- Location: LCCOMB_X49_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\);

-- Location: LCCOMB_X47_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4_combout\);

-- Location: LCCOMB_X48_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3_combout\);

-- Location: LCCOMB_X48_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ $ 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1_combout\);

-- Location: LCCOMB_X48_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0_combout\);

-- Location: LCCOMB_X48_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\);

-- Location: LCCOMB_X48_Y36_N14
\dbg_core_inst|dbg_if_inst|tx_data[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux12~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[0]~35_combout\);

-- Location: LCCOMB_X48_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24_combout\);

-- Location: LCCOMB_X48_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22_combout\);

-- Location: LCCOMB_X49_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21_combout\);

-- Location: LCCOMB_X48_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~22_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~21_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23_combout\);

-- Location: LCCOMB_X48_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~24_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~23_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78_combout\);

-- Location: LCCOMB_X48_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18_combout\);

-- Location: LCCOMB_X48_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14_combout\);

-- Location: LCCOMB_X48_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16_combout\);

-- Location: LCCOMB_X48_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15_combout\);

-- Location: LCCOMB_X48_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~16_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\);

-- Location: LCCOMB_X48_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~18_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~14_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~17_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19_combout\);

-- Location: LCCOMB_X48_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10_combout\);

-- Location: LCCOMB_X48_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9_combout\);

-- Location: LCCOMB_X48_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\);

-- Location: LCCOMB_X48_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8_combout\);

-- Location: LCCOMB_X48_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12_combout\);

-- Location: LCCOMB_X48_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~11_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13_combout\);

-- Location: LCCOMB_X48_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~19_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~13_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\);

-- Location: LCCOMB_X46_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3_combout\);

-- Location: LCCOMB_X46_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4_combout\);

-- Location: LCCOMB_X46_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\);

-- Location: LCCOMB_X46_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6_combout\);

-- Location: LCCOMB_X46_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2_combout\);

-- Location: LCCOMB_X46_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~5_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7_combout\);

-- Location: LCCOMB_X48_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~78_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~20_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25_combout\);

-- Location: LCCOMB_X50_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\);

-- Location: LCCOMB_X52_Y33_N18
\dbg_core_inst|dbg_if_inst|tx_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(0)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(0)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(0),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux6~25_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[0]~2_combout\);

-- Location: LCCOMB_X52_Y33_N24
\dbg_core_inst|dbg_if_inst|tx_data[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[0]~38_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[0]~2_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|tx_data[0]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[0]~38_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[0]~35_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[0]~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\);

-- Location: LCCOMB_X52_Y33_N16
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\);

-- Location: LCCOMB_X55_Y37_N2
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1) & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3) & 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2) & !\dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\);

-- Location: LCCOMB_X55_Y37_N4
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_core_inst|dbg_if_inst|tx_wr~combout\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|tx_wr~combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\);

-- Location: FF_X52_Y33_N17
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\);

-- Location: LCCOMB_X54_Y37_N22
\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\ = !\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\);

-- Location: LCCOMB_X48_Y36_N8
\dbg_core_inst|dbg_if_inst|tx_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[1]~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[1]~3_combout\);

-- Location: LCCOMB_X69_Y29_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61) $ 
-- (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0) & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60)))))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0_combout\);

-- Location: LCCOMB_X69_Y29_N30
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\ & (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2_combout\);

-- Location: LCCOMB_X69_Y29_N2
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~3_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~3_combout\);

-- Location: FF_X69_Y29_N3
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector89~3_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(1));

-- Location: LCCOMB_X67_Y33_N22
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12_combout\);

-- Location: LCCOMB_X66_Y33_N2
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14_combout\);

-- Location: LCCOMB_X67_Y33_N8
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6_combout\);

-- Location: LCCOMB_X67_Y33_N2
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\);

-- Location: LCCOMB_X67_Y33_N20
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8_combout\);

-- Location: LCCOMB_X67_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8_combout\) # ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39_combout\);

-- Location: LCCOMB_X67_Y33_N0
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- (\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) $ (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\);

-- Location: LCCOMB_X67_Y33_N10
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\ $ ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11_combout\);

-- Location: LCCOMB_X67_Y33_N12
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~39_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~11_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y33_N16
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6_combout\))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~14_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~6_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1_combout\);

-- Location: LCCOMB_X62_Y33_N2
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~18_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1_combout\ 
-- & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux6~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~18_combout\);

-- Location: FF_X62_Y33_N3
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~18_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(1));

-- Location: LCCOMB_X62_Y33_N12
\dbg_core_inst|dbg_if_inst|tx_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[1]~6_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(1)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(1)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\ & 
-- !\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(1),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(1),
	combout => \dbg_core_inst|dbg_if_inst|tx_data[1]~6_combout\);

-- Location: LCCOMB_X48_Y36_N2
\dbg_core_inst|dbg_if_inst|tx_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[1]~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ $ ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[1]~4_combout\);

-- Location: LCCOMB_X49_Y36_N12
\dbg_core_inst|dbg_if_inst|tx_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[1]~5_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\ & ((\dbg_core_inst|dbg_if_inst|tx_data[1]~4_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[1]~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[1]~5_combout\);

-- Location: LCCOMB_X49_Y36_N30
\dbg_core_inst|dbg_if_inst|tx_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[1]~7_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[1]~6_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[1]~5_combout\ & ((\dbg_core_inst|dbg_if_inst|tx_data[1]~3_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[1]~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[1]~6_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[1]~5_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[1]~7_combout\);

-- Location: LCCOMB_X49_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\);

-- Location: LCCOMB_X45_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\);

-- Location: LCCOMB_X43_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98_combout\);

-- Location: LCCOMB_X43_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\);

-- Location: LCCOMB_X43_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99_combout\);

-- Location: LCCOMB_X43_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\);

-- Location: LCCOMB_X43_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~117_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118_combout\);

-- Location: LCCOMB_X43_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~98_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~99_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~118_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100_combout\);

-- Location: LCCOMB_X43_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\);

-- Location: LCCOMB_X43_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~101_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102_combout\);

-- Location: LCCOMB_X43_Y33_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105_combout\);

-- Location: LCCOMB_X43_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103_combout\);

-- Location: LCCOMB_X43_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~103_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104_combout\);

-- Location: LCCOMB_X43_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~105_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~104_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106_combout\);

-- Location: LCCOMB_X43_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~100_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~102_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~106_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107_combout\);

-- Location: LCCOMB_X45_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70_combout\);

-- Location: LCCOMB_X45_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68_combout\);

-- Location: LCCOMB_X45_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68_combout\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~68_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69_combout\);

-- Location: LCCOMB_X45_Y37_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~70_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~69_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71_combout\);

-- Location: LCCOMB_X45_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72_combout\);

-- Location: LCCOMB_X46_Y37_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~71_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~72_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73_combout\);

-- Location: LCCOMB_X47_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16_combout\);

-- Location: LCCOMB_X47_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17_combout\);

-- Location: LCCOMB_X47_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~17_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116_combout\);

-- Location: LCCOMB_X47_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66_combout\);

-- Location: LCCOMB_X47_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~116_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~66_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67_combout\);

-- Location: LCCOMB_X47_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~73_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~67_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74_combout\);

-- Location: LCCOMB_X45_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82_combout\);

-- Location: LCCOMB_X45_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81_combout\);

-- Location: LCCOMB_X45_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~82_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~81_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83_combout\);

-- Location: LCCOMB_X45_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85_combout\);

-- Location: LCCOMB_X45_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84_combout\);

-- Location: LCCOMB_X45_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~85_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~84_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86_combout\);

-- Location: LCCOMB_X45_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79_combout\);

-- Location: LCCOMB_X45_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\);

-- Location: LCCOMB_X43_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77_combout\);

-- Location: LCCOMB_X43_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~77_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78_combout\);

-- Location: LCCOMB_X45_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\);

-- Location: LCCOMB_X45_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~75_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76_combout\);

-- Location: LCCOMB_X45_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~79_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~78_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~76_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80_combout\);

-- Location: LCCOMB_X45_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~83_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~86_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~80_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87_combout\);

-- Location: LCCOMB_X48_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\);

-- Location: LCCOMB_X48_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\);

-- Location: LCCOMB_X48_Y33_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\ & 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~94_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~93_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95_combout\);

-- Location: LCCOMB_X48_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\);

-- Location: LCCOMB_X48_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114_combout\);

-- Location: LCCOMB_X48_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\);

-- Location: LCCOMB_X48_Y33_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~119_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120_combout\);

-- Location: LCCOMB_X48_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89_combout\);

-- Location: LCCOMB_X48_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~89_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\);

-- Location: LCCOMB_X48_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~90_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91_combout\);

-- Location: LCCOMB_X48_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~120_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~91_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\);

-- Location: LCCOMB_X48_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114_combout\))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~95_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~114_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~92_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96_combout\);

-- Location: LCCOMB_X49_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~87_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~96_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\);

-- Location: LCCOMB_X49_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~107_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~74_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~97_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108_combout\);

-- Location: LCCOMB_X47_Y38_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13_combout\);

-- Location: LCCOMB_X47_Y38_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12_combout\);

-- Location: LCCOMB_X47_Y38_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115_combout\);

-- Location: LCCOMB_X46_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21_combout\);

-- Location: LCCOMB_X46_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~21_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22_combout\);

-- Location: LCCOMB_X46_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~115_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~22_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\);

-- Location: LCCOMB_X45_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25_combout\);

-- Location: LCCOMB_X45_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~23_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~25_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\);

-- Location: LCCOMB_X46_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~26_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27_combout\);

-- Location: LCCOMB_X52_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\);

-- Location: LCCOMB_X52_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~20_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112_combout\);

-- Location: LCCOMB_X46_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~24_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~27_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~112_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28_combout\);

-- Location: LCCOMB_X45_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59_combout\);

-- Location: LCCOMB_X45_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61_combout\);

-- Location: LCCOMB_X45_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~59_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~61_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62_combout\);

-- Location: LCCOMB_X45_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\);

-- Location: LCCOMB_X45_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57_combout\);

-- Location: LCCOMB_X45_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~57_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58_combout\);

-- Location: LCCOMB_X45_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55_combout\);

-- Location: LCCOMB_X45_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53_combout\);

-- Location: LCCOMB_X45_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~53_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54_combout\);

-- Location: LCCOMB_X45_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\);

-- Location: LCCOMB_X45_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) 
-- & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~121_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122_combout\);

-- Location: LCCOMB_X45_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~55_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~54_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~122_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56_combout\);

-- Location: LCCOMB_X45_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~62_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~58_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~56_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63_combout\);

-- Location: LCCOMB_X45_Y36_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39_combout\);

-- Location: LCCOMB_X45_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40_combout\);

-- Location: LCCOMB_X46_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~39_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~40_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41_combout\);

-- Location: LCCOMB_X46_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47_combout\);

-- Location: LCCOMB_X46_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46_combout\);

-- Location: LCCOMB_X46_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~47_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~46_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\);

-- Location: LCCOMB_X46_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45_combout\);

-- Location: LCCOMB_X46_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49_combout\);

-- Location: LCCOMB_X46_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~48_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~45_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~49_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50_combout\);

-- Location: LCCOMB_X43_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43_combout\);

-- Location: LCCOMB_X43_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42_combout\);

-- Location: LCCOMB_X43_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\);

-- Location: LCCOMB_X43_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42_combout\ $ 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~43_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~42_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44_combout\);

-- Location: LCCOMB_X46_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~41_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~50_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~44_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51_combout\);

-- Location: LCCOMB_X43_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\);

-- Location: LCCOMB_X43_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35_combout\);

-- Location: LCCOMB_X53_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\);

-- Location: LCCOMB_X43_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113_combout\);

-- Location: LCCOMB_X43_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~35_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~36_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~113_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37_combout\);

-- Location: LCCOMB_X48_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\);

-- Location: LCCOMB_X45_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~123_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124_combout\);

-- Location: LCCOMB_X45_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31_combout\);

-- Location: LCCOMB_X45_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~31_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32_combout\);

-- Location: LCCOMB_X45_Y33_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~124_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~32_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\);

-- Location: LCCOMB_X46_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29_combout\);

-- Location: LCCOMB_X46_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\);

-- Location: LCCOMB_X46_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~29_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30_combout\);

-- Location: LCCOMB_X46_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~37_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~33_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38_combout\);

-- Location: LCCOMB_X46_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~51_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~38_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\);

-- Location: LCCOMB_X46_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~28_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~63_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~52_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64_combout\);

-- Location: LCCOMB_X49_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~64_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65_combout\);

-- Location: LCCOMB_X49_Y36_N0
\dbg_core_inst|dbg_if_inst|tx_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data\(1) = (\dbg_core_inst|dbg_if_inst|tx_data[1]~7_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[1]~7_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~108_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~65_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data\(1));

-- Location: LCCOMB_X50_Y33_N8
\dbg_core_inst|dbg_if_inst|tx_data[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ = (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_STR~q\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\);

-- Location: LCCOMB_X46_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49_combout\);

-- Location: LCCOMB_X46_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46_combout\);

-- Location: LCCOMB_X46_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47_combout\);

-- Location: LCCOMB_X46_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~46_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~47_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\);

-- Location: LCCOMB_X46_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45_combout\);

-- Location: LCCOMB_X46_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~49_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~48_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~45_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50_combout\);

-- Location: LCCOMB_X47_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40_combout\);

-- Location: LCCOMB_X47_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39_combout\);

-- Location: LCCOMB_X47_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~40_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~39_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\);

-- Location: LCCOMB_X47_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38_combout\);

-- Location: LCCOMB_X47_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42_combout\);

-- Location: LCCOMB_X47_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~41_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~38_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~42_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43_combout\);

-- Location: LCCOMB_X47_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32_combout\);

-- Location: LCCOMB_X47_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34_combout\);

-- Location: LCCOMB_X47_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33_combout\);

-- Location: LCCOMB_X47_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~34_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~33_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\);

-- Location: LCCOMB_X47_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36_combout\);

-- Location: LCCOMB_X47_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~35_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~36_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37_combout\);

-- Location: LCCOMB_X47_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~43_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~37_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\);

-- Location: LCCOMB_X46_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26_combout\);

-- Location: LCCOMB_X46_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30_combout\);

-- Location: LCCOMB_X46_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28_combout\);

-- Location: LCCOMB_X46_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27_combout\);

-- Location: LCCOMB_X46_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~28_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~27_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\);

-- Location: LCCOMB_X46_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~26_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~30_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~29_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31_combout\);

-- Location: LCCOMB_X46_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~50_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~44_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~31_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51_combout\);

-- Location: LCCOMB_X50_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4_combout\);

-- Location: LCCOMB_X50_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2_combout\);

-- Location: LCCOMB_X50_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1_combout\);

-- Location: LCCOMB_X50_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\);

-- Location: LCCOMB_X50_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5_combout\);

-- Location: LCCOMB_X50_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23_combout\);

-- Location: LCCOMB_X50_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19_combout\);

-- Location: LCCOMB_X50_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20_combout\);

-- Location: LCCOMB_X50_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21_combout\);

-- Location: LCCOMB_X50_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~20_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~21_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\);

-- Location: LCCOMB_X50_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~19_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~22_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24_combout\);

-- Location: LCCOMB_X45_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12_combout\);

-- Location: LCCOMB_X45_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14_combout\);

-- Location: LCCOMB_X45_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13_combout\);

-- Location: LCCOMB_X45_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~14_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\);

-- Location: LCCOMB_X45_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16_combout\);

-- Location: LCCOMB_X45_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~12_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~15_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~16_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17_combout\);

-- Location: LCCOMB_X49_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7_combout\);

-- Location: LCCOMB_X49_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8_combout\);

-- Location: LCCOMB_X49_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~7_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\);

-- Location: LCCOMB_X49_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10_combout\);

-- Location: LCCOMB_X49_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6_combout\);

-- Location: LCCOMB_X49_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~9_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11_combout\);

-- Location: LCCOMB_X48_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~17_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~11_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\);

-- Location: LCCOMB_X50_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~5_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~24_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~18_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25_combout\);

-- Location: LCCOMB_X50_Y33_N26
\dbg_core_inst|dbg_if_inst|tx_data[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~12_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~51_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~25_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~12_combout\);

-- Location: LCCOMB_X69_Y29_N10
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2) & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(2),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(62),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0_combout\);

-- Location: LCCOMB_X69_Y29_N4
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1) & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61)) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0) & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60))))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1) & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(1),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(0),
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(60),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(61),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1_combout\);

-- Location: LCCOMB_X69_Y29_N26
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector88~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0_combout\ $ 
-- (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1_combout\ & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|digit_to_write~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Add2~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector88~0_combout\);

-- Location: FF_X69_Y29_N27
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector88~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(2));

-- Location: LCCOMB_X48_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ $ ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0_combout\);

-- Location: LCCOMB_X48_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ $ 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1_combout\);

-- Location: LCCOMB_X48_Y36_N16
\dbg_core_inst|dbg_if_inst|tx_data[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~8_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~1_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~8_combout\);

-- Location: LCCOMB_X48_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2_combout\);

-- Location: LCCOMB_X49_Y36_N16
\dbg_core_inst|dbg_if_inst|tx_data[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~9_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[2]~8_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[2]~8_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux10~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~9_combout\);

-- Location: LCCOMB_X67_Y33_N30
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\);

-- Location: LCCOMB_X66_Y33_N12
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\);

-- Location: LCCOMB_X67_Y33_N6
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~17_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18_combout\);

-- Location: LCCOMB_X66_Y33_N6
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & 
-- !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19_combout\);

-- Location: LCCOMB_X66_Y33_N8
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~19_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20_combout\);

-- Location: LCCOMB_X66_Y33_N10
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18_combout\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~18_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~20_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y33_N28
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21_combout\);

-- Location: LCCOMB_X67_Y33_N18
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\);

-- Location: LCCOMB_X66_Y33_N0
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~21_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~9_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22_combout\);

-- Location: LCCOMB_X67_Y33_N28
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & (((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16_combout\);

-- Location: LCCOMB_X67_Y33_N4
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~16_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40_combout\);

-- Location: LCCOMB_X66_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22_combout\) # ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\ & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~22_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~40_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1_combout\);

-- Location: LCCOMB_X62_Y33_N30
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~19_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ 
-- & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux5~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~19_combout\);

-- Location: FF_X62_Y33_N31
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~19_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(2));

-- Location: LCCOMB_X50_Y33_N30
\dbg_core_inst|dbg_if_inst|tx_data[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~10_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(2)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(2)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\ & 
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[2]~9_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(2),
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~10_combout\);

-- Location: LCCOMB_X48_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74_combout\);

-- Location: LCCOMB_X48_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72_combout\);

-- Location: LCCOMB_X48_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71_combout\);

-- Location: LCCOMB_X48_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~72_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~71_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73_combout\);

-- Location: LCCOMB_X48_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~74_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~73_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75_combout\);

-- Location: LCCOMB_X48_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53_combout\);

-- Location: LCCOMB_X48_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54_combout\);

-- Location: LCCOMB_X48_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~53_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~54_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\);

-- Location: LCCOMB_X48_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56_combout\);

-- Location: LCCOMB_X48_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52_combout\);

-- Location: LCCOMB_X48_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~55_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~56_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~52_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57_combout\);

-- Location: LCCOMB_X49_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62_combout\);

-- Location: LCCOMB_X49_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60_combout\);

-- Location: LCCOMB_X49_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59_combout\);

-- Location: LCCOMB_X49_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~60_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~59_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\);

-- Location: LCCOMB_X49_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58_combout\);

-- Location: LCCOMB_X49_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~62_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~61_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~58_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63_combout\);

-- Location: LCCOMB_X49_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64_combout\);

-- Location: LCCOMB_X49_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66_combout\);

-- Location: LCCOMB_X49_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65_combout\);

-- Location: LCCOMB_X49_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~66_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~65_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\);

-- Location: LCCOMB_X49_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68_combout\);

-- Location: LCCOMB_X49_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~64_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~67_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~68_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69_combout\);

-- Location: LCCOMB_X49_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~63_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~69_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\);

-- Location: LCCOMB_X49_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~75_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~57_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~70_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76_combout\);

-- Location: LCCOMB_X50_Y33_N20
\dbg_core_inst|dbg_if_inst|tx_data[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[2]~12_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[2]~10_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[2]~12_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[2]~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux4~76_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\);

-- Location: LCCOMB_X47_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28_combout\);

-- Location: LCCOMB_X47_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27_combout\);

-- Location: LCCOMB_X47_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~28_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~27_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117_combout\);

-- Location: LCCOMB_X47_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108_combout\);

-- Location: LCCOMB_X47_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109_combout\);

-- Location: LCCOMB_X47_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~108_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~109_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110_combout\);

-- Location: LCCOMB_X45_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102_combout\);

-- Location: LCCOMB_X45_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103_combout\);

-- Location: LCCOMB_X45_Y33_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~102_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~103_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104_combout\);

-- Location: LCCOMB_X45_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110_combout\);

-- Location: LCCOMB_X45_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~60_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~110_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106_combout\);

-- Location: LCCOMB_X45_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105_combout\);

-- Location: LCCOMB_X45_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~104_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~106_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~105_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107_combout\);

-- Location: LCCOMB_X47_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~117_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~110_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~107_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111_combout\);

-- Location: LCCOMB_X53_Y32_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22_combout\);

-- Location: LCCOMB_X53_Y32_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23_combout\);

-- Location: LCCOMB_X53_Y32_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~22_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~23_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116_combout\);

-- Location: LCCOMB_X46_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~19_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75_combout\);

-- Location: LCCOMB_X45_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~34_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114_combout\);

-- Location: LCCOMB_X46_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72_combout\);

-- Location: LCCOMB_X46_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~114_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~72_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73_combout\);

-- Location: LCCOMB_X46_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74_combout\);

-- Location: LCCOMB_X46_Y36_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~75_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~73_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~74_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76_combout\);

-- Location: LCCOMB_X47_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~116_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~76_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77_combout\);

-- Location: LCCOMB_X52_Y33_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\);

-- Location: LCCOMB_X52_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98_combout\);

-- Location: LCCOMB_X52_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~98_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99_combout\);

-- Location: LCCOMB_X48_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95_combout\);

-- Location: LCCOMB_X48_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~88_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~95_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96_combout\);

-- Location: LCCOMB_X43_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93_combout\);

-- Location: LCCOMB_X43_Y37_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\);

-- Location: LCCOMB_X43_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~93_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~115_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94_combout\);

-- Location: LCCOMB_X47_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~96_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~94_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\);

-- Location: LCCOMB_X47_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90_combout\);

-- Location: LCCOMB_X47_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~90_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~18_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\);

-- Location: LCCOMB_X47_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~91_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92_combout\);

-- Location: LCCOMB_X47_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~99_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~97_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~92_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100_combout\);

-- Location: LCCOMB_X53_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83_combout\);

-- Location: LCCOMB_X53_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~83_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~31_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84_combout\);

-- Location: LCCOMB_X53_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81_combout\);

-- Location: LCCOMB_X53_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79_combout\);

-- Location: LCCOMB_X53_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78_combout\);

-- Location: LCCOMB_X53_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~79_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~78_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80_combout\);

-- Location: LCCOMB_X53_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~81_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~80_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82_combout\);

-- Location: LCCOMB_X53_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\);

-- Location: LCCOMB_X53_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87_combout\);

-- Location: LCCOMB_X53_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\);

-- Location: LCCOMB_X53_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~85_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~87_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~86_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88_combout\);

-- Location: LCCOMB_X53_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~84_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~82_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~88_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89_combout\);

-- Location: LCCOMB_X47_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~100_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~89_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\);

-- Location: LCCOMB_X47_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~111_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~77_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~101_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112_combout\);

-- Location: LCCOMB_X69_Y29_N0
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63) & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3),
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0_combout\);

-- Location: LCCOMB_X69_Y29_N16
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~1_combout\ = (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\) # 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0_combout\ & \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~1_combout\);

-- Location: FF_X69_Y29_N17
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector87~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(3));

-- Location: LCCOMB_X62_Y33_N16
\dbg_core_inst|dbg_if_inst|tx_data[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[3]~14_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(3)) # ((!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_TERM_CHAR~q\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[3]~14_combout\);

-- Location: LCCOMB_X48_Y36_N6
\dbg_core_inst|dbg_if_inst|tx_data[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\);

-- Location: LCCOMB_X48_Y36_N4
\dbg_core_inst|dbg_if_inst|tx_data[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\);

-- Location: LCCOMB_X49_Y36_N20
\dbg_core_inst|dbg_if_inst|tx_data[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[3]~17_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ $ ((\dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (\dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[3]~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[3]~15_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[3]~17_combout\);

-- Location: LCCOMB_X63_Y33_N28
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\);

-- Location: LCCOMB_X63_Y33_N22
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\);

-- Location: LCCOMB_X63_Y33_N2
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\);

-- Location: LCCOMB_X63_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\);

-- Location: LCCOMB_X63_Y33_N14
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15_combout\);

-- Location: LCCOMB_X63_Y33_N8
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15_combout\) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~15_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8_combout\);

-- Location: LCCOMB_X63_Y33_N0
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\ $ (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & 
-- !\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~11_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\);

-- Location: LCCOMB_X63_Y33_N4
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\ & (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~13_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~8_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~12_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14_combout\);

-- Location: LCCOMB_X62_Y33_N0
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~20_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux4~14_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~20_combout\);

-- Location: FF_X62_Y33_N1
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~20_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(3));

-- Location: LCCOMB_X49_Y36_N14
\dbg_core_inst|dbg_if_inst|tx_data[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[3]~18_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[3]~14_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(3)) # ((\dbg_core_inst|dbg_if_inst|tx_data[3]~17_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[3]~14_combout\,
	datab => \dbg_core_inst|dbg_if_inst|tx_data[3]~17_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[3]~18_combout\);

-- Location: LCCOMB_X47_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\);

-- Location: LCCOMB_X47_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~122_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123_combout\);

-- Location: LCCOMB_X47_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\);

-- Location: LCCOMB_X47_Y37_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~35_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36_combout\);

-- Location: LCCOMB_X47_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32_combout\);

-- Location: LCCOMB_X47_Y37_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33_combout\);

-- Location: LCCOMB_X47_Y37_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~33_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34_combout\);

-- Location: LCCOMB_X47_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36_combout\ & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~36_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~34_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\);

-- Location: LCCOMB_X43_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38_combout\);

-- Location: LCCOMB_X43_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~38_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39_combout\);

-- Location: LCCOMB_X47_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~123_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~37_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~39_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40_combout\);

-- Location: LCCOMB_X47_Y38_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120_combout\);

-- Location: LCCOMB_X47_Y38_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) $ 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~120_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121_combout\);

-- Location: LCCOMB_X47_Y38_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\);

-- Location: LCCOMB_X47_Y38_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~118_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119_combout\);

-- Location: LCCOMB_X47_Y38_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~121_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~119_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\);

-- Location: LCCOMB_X47_Y38_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\);

-- Location: LCCOMB_X47_Y38_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\);

-- Location: LCCOMB_X47_Y38_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~45_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~44_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46_combout\);

-- Location: LCCOMB_X47_Y38_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\);

-- Location: LCCOMB_X47_Y38_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~41_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42_combout\);

-- Location: LCCOMB_X47_Y38_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~43_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~46_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~42_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47_combout\);

-- Location: LCCOMB_X46_Y38_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48_combout\);

-- Location: LCCOMB_X46_Y38_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49_combout\);

-- Location: LCCOMB_X46_Y38_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~48_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~49_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50_combout\);

-- Location: LCCOMB_X45_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\);

-- Location: LCCOMB_X46_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\);

-- Location: LCCOMB_X46_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56_combout\);

-- Location: LCCOMB_X46_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\ $ 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~54_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~53_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55_combout\);

-- Location: LCCOMB_X46_Y37_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56_combout\ $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~56_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~55_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57_combout\);

-- Location: LCCOMB_X43_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113_combout\);

-- Location: LCCOMB_X43_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51_combout\);

-- Location: LCCOMB_X43_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~113_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~51_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52_combout\);

-- Location: LCCOMB_X46_Y38_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~50_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~57_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~52_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58_combout\);

-- Location: LCCOMB_X46_Y38_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~47_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~58_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\);

-- Location: LCCOMB_X46_Y38_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60_combout\);

-- Location: LCCOMB_X46_Y38_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~60_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61_combout\);

-- Location: LCCOMB_X46_Y38_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64_combout\);

-- Location: LCCOMB_X46_Y38_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\);

-- Location: LCCOMB_X46_Y38_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64_combout\) # 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~64_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~65_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66_combout\);

-- Location: LCCOMB_X47_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67_combout\);

-- Location: LCCOMB_X46_Y38_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~66_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~67_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68_combout\);

-- Location: LCCOMB_X46_Y38_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62_combout\);

-- Location: LCCOMB_X46_Y38_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~62_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal1~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63_combout\);

-- Location: LCCOMB_X46_Y38_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~61_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~68_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~63_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69_combout\);

-- Location: LCCOMB_X46_Y38_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~40_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~59_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~69_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70_combout\);

-- Location: LCCOMB_X49_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~70_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71_combout\);

-- Location: LCCOMB_X49_Y36_N22
\dbg_core_inst|dbg_if_inst|tx_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data\(3) = (\dbg_core_inst|dbg_if_inst|tx_data[3]~18_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~112_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~109_combout\,
	datac => \dbg_core_inst|dbg_if_inst|tx_data[3]~18_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector18~71_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data\(3));

-- Location: LCCOMB_X52_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22_combout\);

-- Location: LCCOMB_X52_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21_combout\);

-- Location: LCCOMB_X52_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~22_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~21_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\);

-- Location: LCCOMB_X52_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20_combout\);

-- Location: LCCOMB_X52_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24_combout\);

-- Location: LCCOMB_X52_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~20_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~24_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25_combout\);

-- Location: LCCOMB_X52_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14_combout\);

-- Location: LCCOMB_X52_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15_combout\);

-- Location: LCCOMB_X52_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~14_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\);

-- Location: LCCOMB_X52_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13_combout\);

-- Location: LCCOMB_X52_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17_combout\);

-- Location: LCCOMB_X52_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~17_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18_combout\);

-- Location: LCCOMB_X53_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8_combout\);

-- Location: LCCOMB_X53_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9_combout\);

-- Location: LCCOMB_X53_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~8_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~9_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\);

-- Location: LCCOMB_X53_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11_combout\);

-- Location: LCCOMB_X53_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7_combout\);

-- Location: LCCOMB_X53_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~10_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~11_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12_combout\);

-- Location: LCCOMB_X52_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~18_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~12_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\);

-- Location: LCCOMB_X53_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3_combout\);

-- Location: LCCOMB_X53_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2_combout\);

-- Location: LCCOMB_X53_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~3_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\);

-- Location: LCCOMB_X53_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5_combout\);

-- Location: LCCOMB_X53_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1_combout\);

-- Location: LCCOMB_X53_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~5_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6_combout\);

-- Location: LCCOMB_X52_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~25_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~19_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26_combout\);

-- Location: LCCOMB_X50_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46_combout\);

-- Location: LCCOMB_X50_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47_combout\);

-- Location: LCCOMB_X50_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~46_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~47_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\);

-- Location: LCCOMB_X50_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49_combout\);

-- Location: LCCOMB_X50_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45_combout\);

-- Location: LCCOMB_X50_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~48_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~49_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~45_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50_combout\);

-- Location: LCCOMB_X50_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\);

-- Location: LCCOMB_X50_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\);

-- Location: LCCOMB_X50_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\);

-- Location: LCCOMB_X50_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~27_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~28_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\);

-- Location: LCCOMB_X50_Y34_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~30_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~29_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31_combout\);

-- Location: LCCOMB_X53_Y33_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32_combout\);

-- Location: LCCOMB_X53_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36_combout\);

-- Location: LCCOMB_X53_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33_combout\);

-- Location: LCCOMB_X53_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34_combout\);

-- Location: LCCOMB_X53_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~33_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~34_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\);

-- Location: LCCOMB_X53_Y33_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~36_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~35_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37_combout\);

-- Location: LCCOMB_X53_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42_combout\);

-- Location: LCCOMB_X50_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39_combout\);

-- Location: LCCOMB_X50_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40_combout\);

-- Location: LCCOMB_X50_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~39_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~40_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\);

-- Location: LCCOMB_X53_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38_combout\);

-- Location: LCCOMB_X53_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~42_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~41_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~38_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43_combout\);

-- Location: LCCOMB_X53_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~37_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~43_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\);

-- Location: LCCOMB_X50_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~50_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~31_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~44_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51_combout\);

-- Location: LCCOMB_X50_Y33_N12
\dbg_core_inst|dbg_if_inst|tx_data[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[4]~22_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datab => \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~26_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~51_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[4]~22_combout\);

-- Location: LCCOMB_X48_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\);

-- Location: LCCOMB_X48_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\);

-- Location: LCCOMB_X48_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73_combout\);

-- Location: LCCOMB_X48_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~71_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~72_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74_combout\);

-- Location: LCCOMB_X48_Y37_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~73_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~74_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75_combout\);

-- Location: LCCOMB_X45_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56_combout\);

-- Location: LCCOMB_X45_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52_combout\);

-- Location: LCCOMB_X45_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53_combout\);

-- Location: LCCOMB_X45_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54_combout\);

-- Location: LCCOMB_X45_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~53_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~54_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\);

-- Location: LCCOMB_X45_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~56_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~52_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~55_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57_combout\);

-- Location: LCCOMB_X48_Y37_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68_combout\);

-- Location: LCCOMB_X48_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66_combout\);

-- Location: LCCOMB_X48_Y37_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65_combout\);

-- Location: LCCOMB_X48_Y37_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~66_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~65_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\);

-- Location: LCCOMB_X49_Y37_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64_combout\);

-- Location: LCCOMB_X48_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~68_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~67_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~64_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69_combout\);

-- Location: LCCOMB_X49_Y37_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62_combout\);

-- Location: LCCOMB_X49_Y37_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58_combout\);

-- Location: LCCOMB_X49_Y37_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59_combout\);

-- Location: LCCOMB_X49_Y37_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60_combout\);

-- Location: LCCOMB_X49_Y37_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~59_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~60_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\);

-- Location: LCCOMB_X49_Y37_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~62_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~58_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~61_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63_combout\);

-- Location: LCCOMB_X49_Y37_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~69_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~63_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\);

-- Location: LCCOMB_X49_Y37_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~75_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~57_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~70_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76_combout\);

-- Location: LCCOMB_X69_Y29_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector86~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ & (((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector86~4_combout\);

-- Location: FF_X69_Y29_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector86~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(4));

-- Location: LCCOMB_X47_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ 
-- $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0_combout\);

-- Location: LCCOMB_X47_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1_combout\);

-- Location: LCCOMB_X47_Y36_N6
\dbg_core_inst|dbg_if_inst|tx_data[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[4]~19_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[4]~19_combout\);

-- Location: LCCOMB_X47_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\) 
-- # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2_combout\);

-- Location: LCCOMB_X47_Y36_N2
\dbg_core_inst|dbg_if_inst|tx_data[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[4]~20_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[4]~19_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[4]~19_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux8~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[4]~20_combout\);

-- Location: LCCOMB_X65_Y33_N6
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35_combout\);

-- Location: LCCOMB_X65_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\ & 
-- \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~4_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~5_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38_combout\);

-- Location: LCCOMB_X65_Y33_N8
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) $ 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37_combout\);

-- Location: LCCOMB_X67_Y33_N24
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\) # ((\dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\ & \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~7_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[0][0]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36_combout\);

-- Location: LCCOMB_X66_Y33_N4
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36_combout\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~37_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~36_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\);

-- Location: LCCOMB_X65_Y33_N20
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35_combout\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~35_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~38_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1_combout\);

-- Location: LCCOMB_X62_Y33_N26
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~21_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ 
-- & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux3~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~21_combout\);

-- Location: FF_X62_Y33_N27
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~21_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(4));

-- Location: LCCOMB_X50_Y33_N0
\dbg_core_inst|dbg_if_inst|tx_data[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[4]~21_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(4)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(4)) # ((\dbg_core_inst|dbg_if_inst|tx_data[4]~20_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(4),
	datab => \dbg_core_inst|dbg_if_inst|tx_data[4]~20_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(4),
	combout => \dbg_core_inst|dbg_if_inst|tx_data[4]~21_combout\);

-- Location: LCCOMB_X50_Y33_N22
\dbg_core_inst|dbg_if_inst|tx_data[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[4]~22_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[4]~21_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[4]~22_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux2~76_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[4]~21_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\);

-- Location: LCCOMB_X52_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43_combout\);

-- Location: LCCOMB_X52_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~43_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44_combout\);

-- Location: LCCOMB_X52_Y34_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12_combout\);

-- Location: LCCOMB_X52_Y34_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10_combout\);

-- Location: LCCOMB_X52_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11_combout\ = ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11_combout\);

-- Location: LCCOMB_X52_Y34_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12_combout\) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~12_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~11_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13_combout\);

-- Location: LCCOMB_X52_Y34_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5_combout\);

-- Location: LCCOMB_X52_Y34_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~5_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\);

-- Location: LCCOMB_X52_Y34_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7_combout\);

-- Location: LCCOMB_X52_Y34_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~6_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~7_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8_combout\);

-- Location: LCCOMB_X52_Y34_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2_combout\);

-- Location: LCCOMB_X52_Y34_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3_combout\);

-- Location: LCCOMB_X52_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~3_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4_combout\);

-- Location: LCCOMB_X52_Y34_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~4_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\);

-- Location: LCCOMB_X52_Y34_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~44_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14_combout\);

-- Location: LCCOMB_X52_Y33_N30
\dbg_core_inst|dbg_if_inst|tx_data[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[5]~34_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~14_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[5]~34_combout\);

-- Location: LCCOMB_X66_Y29_N28
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\) # 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\)))) # (!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & (((!\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_wr~q\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.COMPLETE~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0_combout\);

-- Location: LCCOMB_X67_Y29_N14
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~1_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\) # ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\) # (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|state.WRITE_CHAR~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(5),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~1_combout\);

-- Location: FF_X67_Y29_N15
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector85~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(5));

-- Location: LCCOMB_X63_Y33_N6
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (!\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y33_N24
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1_combout\ = ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\ & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3) & \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3))))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1_combout\);

-- Location: LCCOMB_X62_Y33_N20
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~22_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1_combout\ & (\dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ 
-- & !\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux2~1_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~22_combout\);

-- Location: FF_X62_Y33_N21
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~22_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(5));

-- Location: LCCOMB_X52_Y33_N14
\dbg_core_inst|dbg_if_inst|tx_data[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[5]~24_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(5)) # ((\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(5)) # ((!\dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(5),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.state.SEND_ENUM_HASH~q\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[5]~24_combout\);

-- Location: LCCOMB_X53_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32_combout\);

-- Location: LCCOMB_X53_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31_combout\);

-- Location: LCCOMB_X53_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~31_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33_combout\);

-- Location: LCCOMB_X53_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34_combout\);

-- Location: LCCOMB_X53_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35_combout\ = ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~34_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35_combout\);

-- Location: LCCOMB_X53_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~33_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~35_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\);

-- Location: LCCOMB_X53_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\);

-- Location: LCCOMB_X53_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\);

-- Location: LCCOMB_X53_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\);

-- Location: LCCOMB_X53_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~38_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~37_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\);

-- Location: LCCOMB_X53_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~39_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~40_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41_combout\);

-- Location: LCCOMB_X50_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28_combout\);

-- Location: LCCOMB_X53_Y34_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Equal0~0_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\);

-- Location: LCCOMB_X53_Y34_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~28_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~29_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30_combout\);

-- Location: LCCOMB_X53_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~36_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~41_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42_combout\);

-- Location: LCCOMB_X49_Y34_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\);

-- Location: LCCOMB_X49_Y34_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16_combout\ = ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~15_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16_combout\);

-- Location: LCCOMB_X49_Y33_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\);

-- Location: LCCOMB_X49_Y33_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\);

-- Location: LCCOMB_X49_Y33_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~24_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~25_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26_combout\);

-- Location: LCCOMB_X49_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\);

-- Location: LCCOMB_X49_Y33_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\);

-- Location: LCCOMB_X49_Y33_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~18_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~17_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19_combout\);

-- Location: LCCOMB_X49_Y33_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\);

-- Location: LCCOMB_X48_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21_combout\);

-- Location: LCCOMB_X49_Y33_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20_combout\);

-- Location: LCCOMB_X49_Y33_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20_combout\) 
-- # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~21_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~20_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22_combout\);

-- Location: LCCOMB_X49_Y33_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~19_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~22_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\);

-- Location: LCCOMB_X49_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~26_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~23_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27_combout\);

-- Location: LCCOMB_X52_Y33_N8
\dbg_core_inst|dbg_if_inst|tx_data[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[5]~25_combout\ = (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(9),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~42_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux1~27_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	combout => \dbg_core_inst|dbg_if_inst|tx_data[5]~25_combout\);

-- Location: LCCOMB_X52_Y33_N2
\dbg_core_inst|dbg_if_inst|tx_data[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[5]~24_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\ & ((\dbg_core_inst|dbg_if_inst|tx_data[5]~34_combout\) # 
-- (\dbg_core_inst|dbg_if_inst|tx_data[5]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[5]~34_combout\,
	datab => \dbg_core_inst|dbg_if_inst|tx_data[5]~24_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[5]~25_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\);

-- Location: LCCOMB_X48_Y36_N10
\dbg_core_inst|dbg_if_inst|tx_data[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\);

-- Location: LCCOMB_X48_Y36_N24
\dbg_core_inst|dbg_if_inst|tx_data[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~0_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~8_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~2_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\);

-- Location: LCCOMB_X48_Y36_N28
\dbg_core_inst|dbg_if_inst|tx_data[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~32_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\ & ((!\dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\)))) # (!\dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\ & ((\dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[6]~31_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~10_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Add0~4_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[6]~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~32_combout\);

-- Location: LCCOMB_X69_Y29_N18
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector84~4_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3) & (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63) & !\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|first_digit_mask\(3),
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~2_combout\,
	datac => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|value_buffer\(63),
	datad => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|LessThan0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector84~4_combout\);

-- Location: FF_X69_Y29_N19
\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|Selector84~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(6));

-- Location: LCCOMB_X63_Y33_N10
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (((!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\);

-- Location: LCCOMB_X63_Y33_N20
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1) & 
-- !\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2) & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0) & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(2),
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(0),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(3),
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\);

-- Location: LCCOMB_X63_Y33_N16
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(4),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~25_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\);

-- Location: LCCOMB_X63_Y33_N18
\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27_combout\ = (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\ & (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\)))) # (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\ & ((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~26_combout\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|idx\(1),
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~24_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27_combout\);

-- Location: LCCOMB_X63_Y33_N12
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~23_combout\ = (!\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\ & (((\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\ & \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\)) # 
-- (!\dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|str_writer_str[11][2]~q\,
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[4]~16_combout\,
	datad => \dbg_core_inst|dbg_if_inst|str_writer_inst|Mux1~27_combout\,
	combout => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~23_combout\);

-- Location: FF_X63_Y33_N13
\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data~23_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(6));

-- Location: LCCOMB_X61_Y29_N24
\dbg_core_inst|dbg_if_inst|tx_data[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~27_combout\ = (\dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(6)) # (\dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|dcl_hex_writer_inst|tx_data\(6),
	datac => \dbg_core_inst|dbg_if_inst|str_writer_inst|tx_data\(6),
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~27_combout\);

-- Location: LCCOMB_X53_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65_combout\);

-- Location: LCCOMB_X53_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64_combout\);

-- Location: LCCOMB_X53_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~65_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~64_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\);

-- Location: LCCOMB_X50_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67_combout\);

-- Location: LCCOMB_X50_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63_combout\);

-- Location: LCCOMB_X50_Y36_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~66_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~67_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~63_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68_combout\);

-- Location: LCCOMB_X52_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111_combout\);

-- Location: LCCOMB_X52_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58_combout\);

-- Location: LCCOMB_X52_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59_combout\);

-- Location: LCCOMB_X52_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60_combout\);

-- Location: LCCOMB_X52_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~59_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~60_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\);

-- Location: LCCOMB_X52_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\ & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58_combout\))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector20~111_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~58_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~61_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62_combout\);

-- Location: LCCOMB_X50_Y33_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~68_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~62_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\);

-- Location: LCCOMB_X52_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53_combout\);

-- Location: LCCOMB_X52_Y36_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54_combout\);

-- Location: LCCOMB_X52_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~53_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~54_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\);

-- Location: LCCOMB_X52_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56_combout\);

-- Location: LCCOMB_X52_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52_combout\);

-- Location: LCCOMB_X52_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~55_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~56_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~52_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57_combout\);

-- Location: LCCOMB_X52_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\);

-- Location: LCCOMB_X52_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\);

-- Location: LCCOMB_X52_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\ $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73_combout\);

-- Location: LCCOMB_X52_Y36_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\ $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\ & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~70_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~71_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72_combout\);

-- Location: LCCOMB_X52_Y36_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73_combout\ $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~73_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~72_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74_combout\);

-- Location: LCCOMB_X50_Y33_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~69_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~57_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~74_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\);

-- Location: LCCOMB_X49_Y35_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49_combout\);

-- Location: LCCOMB_X49_Y35_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46_combout\);

-- Location: LCCOMB_X49_Y35_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47_combout\);

-- Location: LCCOMB_X49_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~46_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~47_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\);

-- Location: LCCOMB_X49_Y35_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45_combout\);

-- Location: LCCOMB_X49_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49_combout\) # 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\ & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~49_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~48_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~45_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50_combout\);

-- Location: LCCOMB_X49_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31_combout\);

-- Location: LCCOMB_X49_Y35_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27_combout\);

-- Location: LCCOMB_X50_Y35_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29_combout\);

-- Location: LCCOMB_X50_Y35_N18
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28_combout\);

-- Location: LCCOMB_X50_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~29_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~28_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\);

-- Location: LCCOMB_X49_Y35_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~31_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~27_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~30_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32_combout\);

-- Location: LCCOMB_X49_Y33_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39_combout\);

-- Location: LCCOMB_X49_Y33_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40_combout\);

-- Location: LCCOMB_X49_Y33_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~40_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~0_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\);

-- Location: LCCOMB_X49_Y33_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42_combout\);

-- Location: LCCOMB_X49_Y33_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~39_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~41_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~42_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43_combout\);

-- Location: LCCOMB_X49_Y35_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37_combout\);

-- Location: LCCOMB_X49_Y35_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35_combout\);

-- Location: LCCOMB_X49_Y35_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34_combout\);

-- Location: LCCOMB_X49_Y35_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35_combout\ & ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~35_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~34_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\);

-- Location: LCCOMB_X53_Y35_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33_combout\);

-- Location: LCCOMB_X49_Y35_N14
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~37_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~36_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~33_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38_combout\);

-- Location: LCCOMB_X49_Y35_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~43_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~38_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\);

-- Location: LCCOMB_X49_Y35_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~50_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~32_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~44_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51_combout\);

-- Location: LCCOMB_X49_Y38_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11_combout\);

-- Location: LCCOMB_X49_Y38_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7_combout\);

-- Location: LCCOMB_X49_Y38_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8_combout\);

-- Location: LCCOMB_X49_Y38_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9_combout\);

-- Location: LCCOMB_X49_Y38_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~8_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~9_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\);

-- Location: LCCOMB_X49_Y38_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~11_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~7_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~10_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12_combout\);

-- Location: LCCOMB_X49_Y38_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14_combout\);

-- Location: LCCOMB_X49_Y38_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15_combout\);

-- Location: LCCOMB_X49_Y38_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & 
-- ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~14_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~15_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\);

-- Location: LCCOMB_X49_Y38_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13_combout\);

-- Location: LCCOMB_X49_Y38_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17_combout\);

-- Location: LCCOMB_X49_Y38_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17_combout\) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13_combout\ & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~16_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~13_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~17_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18_combout\);

-- Location: LCCOMB_X49_Y38_N28
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~12_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~18_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(6),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\);

-- Location: LCCOMB_X50_Y36_N6
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) $ (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21_combout\);

-- Location: LCCOMB_X50_Y36_N24
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22_combout\);

-- Location: LCCOMB_X50_Y36_N10
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21_combout\))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (((!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22_combout\ & !\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~21_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~22_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\);

-- Location: LCCOMB_X50_Y36_N4
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & 
-- ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20_combout\);

-- Location: LCCOMB_X50_Y36_N12
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24_combout\);

-- Location: LCCOMB_X50_Y36_N22
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~23_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~20_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~24_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25_combout\);

-- Location: LCCOMB_X50_Y36_N20
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0)) # ((!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3_combout\);

-- Location: LCCOMB_X50_Y36_N2
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2_combout\);

-- Location: LCCOMB_X50_Y36_N30
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)) # (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2_combout\)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5) & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3_combout\ & (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(5),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~3_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~2_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\);

-- Location: LCCOMB_X50_Y36_N8
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5_combout\ = \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7) $ (((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4)) # 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0) & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4) & \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(0),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5_combout\);

-- Location: LCCOMB_X50_Y36_N16
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1) $ (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(1),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(4),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(7),
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1_combout\);

-- Location: LCCOMB_X50_Y36_N26
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\ & (((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5_combout\)) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3)))) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~4_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(3),
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~5_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~1_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6_combout\);

-- Location: LCCOMB_X50_Y36_N0
\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25_combout\)) # 
-- (!\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\ & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6_combout\))))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(2),
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~19_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~25_combout\,
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~6_combout\,
	combout => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26_combout\);

-- Location: LCCOMB_X50_Y33_N24
\dbg_core_inst|dbg_if_inst|tx_data[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~28_combout\ = (\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26_combout\))) # (!\dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8) & 
-- (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~51_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|states.n\(8),
	datad => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~26_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~28_combout\);

-- Location: LCCOMB_X50_Y33_N6
\dbg_core_inst|dbg_if_inst|tx_data[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~29_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ & ((\dbg_core_inst|dbg_if_inst|tx_data[6]~28_combout\) # ((\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\)))) # (!\dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\ & (\dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[2]~11_combout\,
	datab => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~1_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Mux0~75_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[6]~28_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~29_combout\);

-- Location: LCCOMB_X50_Y33_N14
\dbg_core_inst|dbg_if_inst|tx_data[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\ = (\dbg_core_inst|dbg_if_inst|tx_data[6]~27_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[6]~29_combout\) # ((\dbg_core_inst|dbg_if_inst|tx_data[6]~32_combout\ & 
-- \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|dbg_if_inst|tx_data[6]~32_combout\,
	datab => \dbg_core_inst|dbg_if_inst|tx_data[6]~27_combout\,
	datac => \dbg_core_inst|dbg_if_inst|enumeration_inst|Selector21~0_combout\,
	datad => \dbg_core_inst|dbg_if_inst|tx_data[6]~29_combout\,
	combout => \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\);

-- Location: M9K_X51_Y37_N0
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/dbg_core.ram0_dcl_dp_ram_1c1r1w_ab2237c6.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dbg_core:dbg_core_inst|dcl_uart:serial_port_inst|dcl_fifo:transmitter_fifo|dcl_dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_kpn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	portbre => VCC,
	portbaddrstall => \dbg_core_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\,
	clk0 => \dbg_core_inst|clk~inputclkctrl_outclk\,
	portadatain => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N16
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\);

-- Location: FF_X52_Y37_N17
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\);

-- Location: LCCOMB_X50_Y37_N14
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\);

-- Location: LCCOMB_X50_Y37_N8
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X50_Y37_N9
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10));

-- Location: FF_X54_Y37_N11
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7));

-- Location: FF_X54_Y37_N9
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5));

-- Location: FF_X54_Y37_N7
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6));

-- Location: LCCOMB_X54_Y37_N12
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X54_Y37_N13
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X54_Y37_N6
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5) $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7) & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5) 
-- $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\);

-- Location: LCCOMB_X54_Y37_N30
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ = !\dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\);

-- Location: FF_X54_Y37_N31
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2));

-- Location: FF_X54_Y37_N25
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1));

-- Location: FF_X54_Y37_N29
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4));

-- Location: LCCOMB_X54_Y37_N18
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ = \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X54_Y37_N19
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X54_Y37_N28
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4) $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2) & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4) 
-- $ (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\);

-- Location: FF_X55_Y37_N19
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X54_Y37_N16
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\);

-- Location: LCCOMB_X50_Y37_N28
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[0]~36_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X50_Y37_N29
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X50_Y37_N16
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9)))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10) & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\);

-- Location: FF_X50_Y37_N17
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0));

-- Location: FF_X49_Y36_N1
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|tx_data\(1),
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\);

-- Location: LCCOMB_X50_Y37_N6
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\);

-- Location: LCCOMB_X50_Y37_N24
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X50_Y37_N25
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12));

-- Location: FF_X50_Y37_N13
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|tx_data\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X50_Y37_N2
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11)))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12) & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\);

-- Location: FF_X50_Y37_N3
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1));

-- Location: LCCOMB_X50_Y37_N30
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X50_Y37_N31
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X50_Y33_N28
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\);

-- Location: FF_X50_Y33_N29
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\);

-- Location: LCCOMB_X50_Y37_N12
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\);

-- Location: LCCOMB_X50_Y37_N20
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[2]~13_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X50_Y37_N21
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X50_Y37_N26
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13)))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14) & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\);

-- Location: FF_X50_Y37_N27
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2));

-- Location: FF_X50_Y33_N23
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\);

-- Location: LCCOMB_X52_Y37_N24
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\)) 
-- # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\);

-- Location: LCCOMB_X52_Y37_N26
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X52_Y37_N27
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X52_Y37_N6
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|tx_data[4]~23_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X52_Y37_N7
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X52_Y37_N2
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\);

-- Location: FF_X52_Y37_N3
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4));

-- Location: LCCOMB_X50_Y37_N22
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X50_Y37_N23
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X50_Y37_N4
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24) & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ & (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\);

-- Location: FF_X50_Y37_N5
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7));

-- Location: LCCOMB_X53_Y40_N24
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(7),
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]~0_combout\);

-- Location: FF_X53_Y40_N25
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[7]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(7));

-- Location: LCCOMB_X52_Y37_N8
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X52_Y37_N9
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22));

-- Location: FF_X50_Y33_N15
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\);

-- Location: LCCOMB_X52_Y37_N22
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\)) 
-- # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\);

-- Location: LCCOMB_X52_Y37_N28
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[6]~33_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X52_Y37_N29
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X52_Y37_N20
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\)) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21),
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\);

-- Location: FF_X52_Y37_N21
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6));

-- Location: LCCOMB_X53_Y40_N22
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(7))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(7),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\);

-- Location: LCCOMB_X53_Y40_N12
\dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\);

-- Location: FF_X53_Y40_N23
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(6));

-- Location: LCCOMB_X52_Y37_N18
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X52_Y37_N19
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X52_Y37_N14
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X52_Y37_N15
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19));

-- Location: LCCOMB_X52_Y33_N12
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19feeder_combout\ = \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|dbg_if_inst|tx_data[5]~26_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19feeder_combout\);

-- Location: FF_X52_Y33_N13
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19feeder_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\);

-- Location: LCCOMB_X52_Y37_N0
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\)) 
-- # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\);

-- Location: LCCOMB_X52_Y37_N12
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20) & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20),
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\);

-- Location: FF_X52_Y37_N13
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5));

-- Location: LCCOMB_X53_Y40_N20
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(6))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(6),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\);

-- Location: FF_X53_Y40_N21
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(5));

-- Location: LCCOMB_X53_Y40_N26
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(5)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(5),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\);

-- Location: FF_X53_Y40_N27
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(4));

-- Location: LCCOMB_X50_Y37_N10
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X50_Y37_N11
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16));

-- Location: FF_X50_Y37_N1
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|dbg_if_inst|tx_data\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15));

-- Location: FF_X49_Y36_N23
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|dbg_if_inst|tx_data\(3),
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\);

-- Location: LCCOMB_X50_Y37_N0
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\)) 
-- # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\);

-- Location: LCCOMB_X50_Y37_N18
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16) & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15))) # (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\))))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16) & (((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16),
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\);

-- Location: FF_X50_Y37_N19
\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3));

-- Location: LCCOMB_X53_Y40_N8
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(4))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(4),
	datad => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\);

-- Location: FF_X53_Y40_N9
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(3));

-- Location: LCCOMB_X53_Y40_N6
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(3)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(3),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\);

-- Location: FF_X53_Y40_N7
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(2));

-- Location: LCCOMB_X53_Y40_N10
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(2)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(2),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\);

-- Location: FF_X53_Y40_N11
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(1));

-- Location: LCCOMB_X53_Y40_N0
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(1)))) # 
-- (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(1),
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\);

-- Location: FF_X53_Y40_N1
\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(0));

-- Location: LCCOMB_X55_Y40_N30
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\ = (\dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(0) & ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # 
-- ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmit_data\(0),
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\);

-- Location: LCCOMB_X55_Y40_N14
\dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\ = ((\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\) # ((\dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\) # 
-- (\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\))) # (!\dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	datab => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\,
	datad => \dbg_core_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_core_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\);

-- Location: IOIBUF_X109_Y0_N8
\dbg_core_inst|emulated_snes_latch~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_emulated_snes_latch,
	o => \dbg_core_inst|emulated_snes_latch~input_o\);

-- Location: LCCOMB_X98_Y8_N2
\dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~0_combout\ = !\dbg_core_inst|emulated_snes_latch~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~0_combout\);

-- Location: FF_X98_Y8_N3
\dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~q\);

-- Location: LCCOMB_X98_Y8_N12
\dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~q\ & \dbg_core_inst|emulated_snes_latch~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|snes_latch_old~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\);

-- Location: IOIBUF_X107_Y0_N1
\dbg_core_inst|emulated_snes_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_emulated_snes_clk,
	o => \dbg_core_inst|emulated_snes_clk~input_o\);

-- Location: LCCOMB_X98_Y8_N14
\dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~0_combout\ = !\dbg_core_inst|emulated_snes_clk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~0_combout\);

-- Location: FF_X98_Y8_N15
\dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~q\);

-- Location: LCCOMB_X98_Y8_N20
\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & \dbg_core_inst|emulated_snes_latch~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\);

-- Location: LCCOMB_X98_Y8_N18
\dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ & (((\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & \dbg_core_inst|emulated_snes_latch~input_o\)))) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & \dbg_core_inst|emulated_snes_latch~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\);

-- Location: LCCOMB_X98_Y8_N6
\dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\) # (((\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\) # 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0_combout\);

-- Location: LCCOMB_X98_Y8_N28
\dbg_core_inst|snes_ctrl_emulator_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\ & 
-- !\dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~1_combout\);

-- Location: FF_X98_Y8_N29
\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector1~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\);

-- Location: LCCOMB_X98_Y8_N24
\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & ((\dbg_core_inst|emulated_snes_clk~input_o\) # ((!\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\ & 
-- \dbg_core_inst|emulated_snes_latch~input_o\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (((\dbg_core_inst|emulated_snes_latch~input_o\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|emulated_snes_clk~input_o\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\);

-- Location: LCCOMB_X98_Y8_N16
\dbg_core_inst|snes_ctrl_emulator_inst|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~4_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~2_combout\);

-- Location: FF_X98_Y8_N17
\dbg_core_inst|snes_ctrl_emulator_inst|state.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\);

-- Location: LCCOMB_X98_Y8_N10
\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ = (!\dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~q\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|snes_clk_old~q\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.INIT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\);

-- Location: LCCOMB_X98_Y8_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6_combout\ = (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- !\dbg_core_inst|emulated_snes_latch~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~2_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6_combout\);

-- Location: LCCOMB_X98_Y8_N0
\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~5_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\ & 
-- !\dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~3_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector0~3_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~6_combout\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|nxt_state~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~5_combout\);

-- Location: FF_X98_Y8_N1
\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector2~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\);

-- Location: LCCOMB_X98_Y8_N22
\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\ = (\dbg_core_inst|emulated_snes_latch~input_o\ & (((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)))) # (!\dbg_core_inst|emulated_snes_latch~input_o\ & 
-- (\dbg_core_inst|emulated_snes_clk~input_o\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|emulated_snes_clk~input_o\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\);

-- Location: LCCOMB_X98_Y8_N4
\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6_combout\ = (!\dbg_core_inst|emulated_snes_latch~input_o\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\) # ((!\dbg_core_inst|emulated_snes_clk~input_o\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|emulated_snes_clk~input_o\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6_combout\);

-- Location: LCCOMB_X99_Y7_N4
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~0_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0) $ (VCC)
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\ = CARRY(\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datad => VCC,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~0_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\);

-- Location: LCCOMB_X100_Y7_N12
\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & !\dbg_core_inst|emulated_snes_latch~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\);

-- Location: LCCOMB_X99_Y7_N6
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1) & (!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1) & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\) # (GND)))
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\ = CARRY((!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datad => VCC,
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~1\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\);

-- Location: LCCOMB_X100_Y7_N30
\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\ = (\dbg_core_inst|emulated_snes_latch~input_o\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\)) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))))) # (!\dbg_core_inst|emulated_snes_latch~input_o\ & (((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|emulated_snes_latch~input_o\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\);

-- Location: LCCOMB_X100_Y7_N4
\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\ = (\dbg_core_inst|emulated_snes_clk~input_o\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\)) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))))) # (!\dbg_core_inst|emulated_snes_clk~input_o\ & (((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~2_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\);

-- Location: LCCOMB_X100_Y7_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~1_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~2_combout\);

-- Location: FF_X100_Y7_N9
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector8~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1));

-- Location: LCCOMB_X99_Y7_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2) & (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\ $ (GND))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2) & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\ & VCC))
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\ = CARRY((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2) & !\dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2),
	datad => VCC,
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~3\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\);

-- Location: LCCOMB_X100_Y7_N18
\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_latch~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2),
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\);

-- Location: LCCOMB_X100_Y7_N0
\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~4_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0_combout\);

-- Location: LCCOMB_X100_Y7_N6
\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~1_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~2_combout\);

-- Location: FF_X100_Y7_N7
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector7~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2));

-- Location: LCCOMB_X99_Y7_N10
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3) & (!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3) & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\) # (GND)))
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\ = CARRY((!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3),
	datad => VCC,
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~5\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\);

-- Location: LCCOMB_X100_Y7_N22
\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_latch~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3),
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\);

-- Location: LCCOMB_X100_Y7_N28
\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~6_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\);

-- Location: LCCOMB_X100_Y7_N20
\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~1_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~2_combout\);

-- Location: FF_X100_Y7_N21
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector6~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3));

-- Location: LCCOMB_X99_Y7_N12
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4) & (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\ $ (GND))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4) & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\ & VCC))
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\ = CARRY((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4) & !\dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4),
	datad => VCC,
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~7\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\);

-- Location: LCCOMB_X100_Y7_N26
\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4)) # ((\dbg_core_inst|emulated_snes_latch~input_o\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|emulated_snes_latch~input_o\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\);

-- Location: LCCOMB_X100_Y7_N16
\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~8_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\);

-- Location: LCCOMB_X100_Y7_N2
\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~1_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~2_combout\);

-- Location: FF_X100_Y7_N3
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector5~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4));

-- Location: LCCOMB_X99_Y7_N14
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5) & (!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5) & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\) # (GND)))
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~11\ = CARRY((!\dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5),
	datad => VCC,
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~9\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\,
	cout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~11\);

-- Location: LCCOMB_X100_Y7_N10
\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\);

-- Location: LCCOMB_X100_Y7_N14
\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5)) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & 
-- \dbg_core_inst|emulated_snes_latch~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~10_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5),
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\);

-- Location: LCCOMB_X100_Y7_N24
\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~1_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~2_combout\);

-- Location: FF_X100_Y7_N25
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector4~2_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5));

-- Location: LCCOMB_X99_Y7_N0
\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\ = (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4) & (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5) & (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3) & 
-- !\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(4),
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(5),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(3),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(2),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\);

-- Location: LCCOMB_X98_Y8_N30
\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\ & \dbg_core_inst|emulated_snes_latch~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0_combout\);

-- Location: LCCOMB_X99_Y7_N16
\dbg_core_inst|snes_ctrl_emulator_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Add1~12_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|Add1~11\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6),
	cin => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~11\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~12_combout\);

-- Location: LCCOMB_X99_Y7_N30
\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~12_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\ & 
-- \dbg_core_inst|emulated_snes_clk~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~0_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	datac => \dbg_core_inst|emulated_snes_clk~input_o\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~12_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2_combout\);

-- Location: LCCOMB_X99_Y7_N24
\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\ & ((!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0)) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~2_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3_combout\);

-- Location: LCCOMB_X99_Y7_N18
\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~4_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3_combout\) # ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6) & ((\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\) # 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~1_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~3_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~4_combout\);

-- Location: FF_X99_Y7_N19
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector3~4_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6));

-- Location: LCCOMB_X99_Y7_N28
\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6) & ((!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1)) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\);

-- Location: LCCOMB_X99_Y7_N2
\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0) $ (\dbg_core_inst|snes_ctrl_emulator_inst|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Add1~0_combout\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_next~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\);

-- Location: LCCOMB_X98_Y8_N26
\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~5_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0) & (((!\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\))) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0) & (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~7_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~6_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~4_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~5_combout\);

-- Location: FF_X98_Y8_N27
\dbg_core_inst|snes_ctrl_emulator_inst|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector9~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0));

-- Location: LCCOMB_X99_Y7_N26
\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\ = (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0) & (\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1) & 
-- !\dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(0),
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~0_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(1),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|cnt\(6),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\);

-- Location: LCCOMB_X82_Y21_N16
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\ = ((!\dbg_core_inst|emulated_snes_clk~input_o\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_clk~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\);

-- Location: LCCOMB_X76_Y27_N16
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~feeder_combout\);

-- Location: FF_X76_Y27_N17
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~q\);

-- Location: FF_X76_Y27_N9
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left~q\);

-- Location: LCCOMB_X76_Y27_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\ & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_right~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_left~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5_combout\);

-- Location: FF_X82_Y21_N27
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l~q\);

-- Location: FF_X82_Y21_N29
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r~q\);

-- Location: LCCOMB_X82_Y21_N26
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\ $ 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_l~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_r~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1_combout\);

-- Location: FF_X83_Y21_N23
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a~q\);

-- Location: FF_X83_Y21_N1
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b~q\);

-- Location: LCCOMB_X83_Y21_N22
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\ $ 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_a~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_b~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3_combout\);

-- Location: LCCOMB_X75_Y25_N22
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~feeder_combout\);

-- Location: FF_X75_Y25_N23
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~q\);

-- Location: FF_X75_Y25_N3
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x~q\);

-- Location: LCCOMB_X75_Y25_N2
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\ $ 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~q\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_y~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_x~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2_combout\);

-- Location: FF_X83_Y21_N19
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start~q\);

-- Location: LCCOMB_X83_Y21_N20
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~feeder_combout\);

-- Location: FF_X83_Y21_N21
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~q\);

-- Location: LCCOMB_X83_Y21_N18
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\ & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_start~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_select~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0_combout\);

-- Location: LCCOMB_X82_Y21_N14
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2_combout\ & 
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~1_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~3_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~2_combout\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~0_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4_combout\);

-- Location: FF_X83_Y21_N27
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up~q\);

-- Location: FF_X83_Y21_N29
\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	asdata => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down~q\);

-- Location: LCCOMB_X83_Y21_N26
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up~q\ & 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down~q\)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\ & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\ $ (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_up~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state_old.btn_down~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6_combout\);

-- Location: LCCOMB_X82_Y21_N24
\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4_combout\ & \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~5_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~4_combout\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~6_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\);

-- Location: LCCOMB_X81_Y21_N10
\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]~1_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1) $ 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(0),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]~1_combout\);

-- Location: FF_X81_Y21_N11
\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[0]~1_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(0));

-- Location: LCCOMB_X81_Y21_N8
\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(0)) # 
-- (\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(0),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|Equal0~7_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]~0_combout\);

-- Location: FF_X81_Y21_N9
\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state[1]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1));

-- Location: LCCOMB_X90_Y11_N8
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\ = (((!\dbg_core_inst|emulated_snes_latch~input_o\) # (!\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1))) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.PARALLEL_LOAD~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|cnt_button_state\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\,
	datad => \dbg_core_inst|emulated_snes_latch~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\);

-- Location: LCCOMB_X82_Y21_N0
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]~5_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15)))) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (((\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\ & \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~4_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]~5_combout\);

-- Location: FF_X82_Y21_N1
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[15]~5_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15));

-- Location: LCCOMB_X82_Y21_N30
\dbg_core_inst|snes_ctrl_emulator_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector11~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(15),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector11~0_combout\);

-- Location: LCCOMB_X82_Y21_N18
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\ = ((\dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\ & (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & \dbg_core_inst|emulated_snes_clk~input_o\))) # 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~6_combout\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|Equal1~1_combout\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|emulated_snes_clk~input_o\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\);

-- Location: FF_X82_Y21_N31
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector11~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(14));

-- Location: LCCOMB_X82_Y21_N20
\dbg_core_inst|snes_ctrl_emulator_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector12~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(14)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(14),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector12~0_combout\);

-- Location: FF_X82_Y21_N21
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector12~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(13));

-- Location: LCCOMB_X82_Y21_N10
\dbg_core_inst|snes_ctrl_emulator_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector13~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(13)) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(13),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector13~0_combout\);

-- Location: FF_X82_Y21_N11
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector13~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(12));

-- Location: LCCOMB_X82_Y21_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector14~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(12))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(12),
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_r~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector14~0_combout\);

-- Location: FF_X82_Y21_N9
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector14~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(11));

-- Location: LCCOMB_X82_Y21_N22
\dbg_core_inst|snes_ctrl_emulator_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector15~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(11))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(11),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_l~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector15~0_combout\);

-- Location: FF_X82_Y21_N23
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector15~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(10));

-- Location: LCCOMB_X82_Y21_N12
\dbg_core_inst|snes_ctrl_emulator_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector16~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(10))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(10),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_x~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector16~0_combout\);

-- Location: FF_X82_Y21_N13
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector16~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(9));

-- Location: LCCOMB_X83_Y21_N14
\dbg_core_inst|snes_ctrl_emulator_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector17~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(9))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(9),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_a~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector17~0_combout\);

-- Location: FF_X83_Y21_N15
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector17~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(8));

-- Location: LCCOMB_X82_Y21_N2
\dbg_core_inst|snes_ctrl_emulator_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector18~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(8))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(8),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_right~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector18~0_combout\);

-- Location: FF_X82_Y21_N3
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector18~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(7));

-- Location: LCCOMB_X83_Y21_N4
\dbg_core_inst|snes_ctrl_emulator_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector19~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(7))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(7),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_left~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector19~0_combout\);

-- Location: FF_X83_Y21_N5
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector19~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(6));

-- Location: LCCOMB_X83_Y21_N10
\dbg_core_inst|snes_ctrl_emulator_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector20~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(6))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(6),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_down~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector20~0_combout\);

-- Location: FF_X83_Y21_N11
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector20~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(5));

-- Location: LCCOMB_X83_Y21_N24
\dbg_core_inst|snes_ctrl_emulator_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector21~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(5))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(5),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_up~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector21~0_combout\);

-- Location: FF_X83_Y21_N25
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector21~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(4));

-- Location: LCCOMB_X83_Y21_N30
\dbg_core_inst|snes_ctrl_emulator_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector22~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (!\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(4))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(4),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_select~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector22~0_combout\);

-- Location: FF_X83_Y21_N31
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector22~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(3));

-- Location: LCCOMB_X83_Y21_N8
\dbg_core_inst|snes_ctrl_emulator_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector23~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(3))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(3),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_start~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector23~0_combout\);

-- Location: FF_X83_Y21_N9
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector23~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(2));

-- Location: LCCOMB_X83_Y21_N6
\dbg_core_inst|snes_ctrl_emulator_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector24~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & ((\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(2)))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- (!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_y~q\,
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(2),
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector24~0_combout\);

-- Location: FF_X83_Y21_N7
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector24~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(1));

-- Location: LCCOMB_X83_Y21_N12
\dbg_core_inst|snes_ctrl_emulator_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|Selector25~0_combout\ = (\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & (\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(1))) # (!\dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\ & 
-- ((!\dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(1),
	datac => \dbg_core_inst|snes_ctrl_emulator_inst|button_state.btn_b~q\,
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|state.SHIFT~q\,
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|Selector25~0_combout\);

-- Location: FF_X83_Y21_N13
\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|Selector25~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	ena => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(0));

-- Location: LCCOMB_X83_Y21_N2
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]~0_combout\ = !\dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|shift_reg\(0),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]~0_combout\);

-- Location: FF_X83_Y21_N3
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[0]~0_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(0));

-- Location: LCCOMB_X83_Y21_N16
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(0),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]~feeder_combout\);

-- Location: FF_X83_Y21_N17
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[1]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(1));

-- Location: LCCOMB_X87_Y7_N10
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(1),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]~feeder_combout\);

-- Location: FF_X87_Y7_N11
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[2]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(2));

-- Location: LCCOMB_X87_Y7_N8
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]~feeder_combout\ = \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(2),
	combout => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]~feeder_combout\);

-- Location: FF_X87_Y7_N9
\dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \dbg_core_inst|clk~inputclkctrl_outclk\,
	d => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay[3]~feeder_combout\,
	clrn => \dbg_core_inst|dbg_if_inst|res_n_int~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_core_inst|snes_ctrl_emulator_inst|output_delay\(3));

-- Location: IOIBUF_X85_Y0_N22
\snes_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_snes_data,
	o => \snes_data~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\gc_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_gc_data,
	o => \gc_data~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\sram_dq[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(0),
	o => \sram_dq[0]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\sram_dq[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(1),
	o => \sram_dq[1]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\sram_dq[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(2),
	o => \sram_dq[2]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\sram_dq[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(3),
	o => \sram_dq[3]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\sram_dq[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(4),
	o => \sram_dq[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\sram_dq[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(5),
	o => \sram_dq[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\sram_dq[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(6),
	o => \sram_dq[6]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\sram_dq[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(7),
	o => \sram_dq[7]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\sram_dq[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(8),
	o => \sram_dq[8]~input_o\);

-- Location: IOIBUF_X0_Y22_N22
\sram_dq[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(9),
	o => \sram_dq[9]~input_o\);

-- Location: IOIBUF_X0_Y17_N15
\sram_dq[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(10),
	o => \sram_dq[10]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\sram_dq[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(11),
	o => \sram_dq[11]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\sram_dq[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(12),
	o => \sram_dq[12]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\sram_dq[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(13),
	o => \sram_dq[13]~input_o\);

-- Location: IOIBUF_X7_Y0_N22
\sram_dq[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(14),
	o => \sram_dq[14]~input_o\);

-- Location: IOIBUF_X3_Y0_N15
\sram_dq[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sram_dq(15),
	o => \sram_dq[15]~input_o\);

-- Location: IOIBUF_X18_Y73_N22
\wm8731_sdat~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wm8731_sdat,
	o => \wm8731_sdat~input_o\);

-- Location: IOIBUF_X29_Y73_N8
\wm8731_sclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wm8731_sclk,
	o => \wm8731_sclk~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\char_lcd_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(0),
	o => \char_lcd_data[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\char_lcd_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(1),
	o => \char_lcd_data[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\char_lcd_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(2),
	o => \char_lcd_data[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\char_lcd_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(3),
	o => \char_lcd_data[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\char_lcd_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(4),
	o => \char_lcd_data[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\char_lcd_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(5),
	o => \char_lcd_data[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\char_lcd_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(6),
	o => \char_lcd_data[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\char_lcd_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => char_lcd_data(7),
	o => \char_lcd_data[7]~input_o\);

ww_hex0(0) <= \hex0[0]~output_o\;

ww_hex0(1) <= \hex0[1]~output_o\;

ww_hex0(2) <= \hex0[2]~output_o\;

ww_hex0(3) <= \hex0[3]~output_o\;

ww_hex0(4) <= \hex0[4]~output_o\;

ww_hex0(5) <= \hex0[5]~output_o\;

ww_hex0(6) <= \hex0[6]~output_o\;

ww_hex1(0) <= \hex1[0]~output_o\;

ww_hex1(1) <= \hex1[1]~output_o\;

ww_hex1(2) <= \hex1[2]~output_o\;

ww_hex1(3) <= \hex1[3]~output_o\;

ww_hex1(4) <= \hex1[4]~output_o\;

ww_hex1(5) <= \hex1[5]~output_o\;

ww_hex1(6) <= \hex1[6]~output_o\;

ww_hex2(0) <= \hex2[0]~output_o\;

ww_hex2(1) <= \hex2[1]~output_o\;

ww_hex2(2) <= \hex2[2]~output_o\;

ww_hex2(3) <= \hex2[3]~output_o\;

ww_hex2(4) <= \hex2[4]~output_o\;

ww_hex2(5) <= \hex2[5]~output_o\;

ww_hex2(6) <= \hex2[6]~output_o\;

ww_hex3(0) <= \hex3[0]~output_o\;

ww_hex3(1) <= \hex3[1]~output_o\;

ww_hex3(2) <= \hex3[2]~output_o\;

ww_hex3(3) <= \hex3[3]~output_o\;

ww_hex3(4) <= \hex3[4]~output_o\;

ww_hex3(5) <= \hex3[5]~output_o\;

ww_hex3(6) <= \hex3[6]~output_o\;

ww_hex4(0) <= \hex4[0]~output_o\;

ww_hex4(1) <= \hex4[1]~output_o\;

ww_hex4(2) <= \hex4[2]~output_o\;

ww_hex4(3) <= \hex4[3]~output_o\;

ww_hex4(4) <= \hex4[4]~output_o\;

ww_hex4(5) <= \hex4[5]~output_o\;

ww_hex4(6) <= \hex4[6]~output_o\;

ww_hex5(0) <= \hex5[0]~output_o\;

ww_hex5(1) <= \hex5[1]~output_o\;

ww_hex5(2) <= \hex5[2]~output_o\;

ww_hex5(3) <= \hex5[3]~output_o\;

ww_hex5(4) <= \hex5[4]~output_o\;

ww_hex5(5) <= \hex5[5]~output_o\;

ww_hex5(6) <= \hex5[6]~output_o\;

ww_hex6(0) <= \hex6[0]~output_o\;

ww_hex6(1) <= \hex6[1]~output_o\;

ww_hex6(2) <= \hex6[2]~output_o\;

ww_hex6(3) <= \hex6[3]~output_o\;

ww_hex6(4) <= \hex6[4]~output_o\;

ww_hex6(5) <= \hex6[5]~output_o\;

ww_hex6(6) <= \hex6[6]~output_o\;

ww_hex7(0) <= \hex7[0]~output_o\;

ww_hex7(1) <= \hex7[1]~output_o\;

ww_hex7(2) <= \hex7[2]~output_o\;

ww_hex7(3) <= \hex7[3]~output_o\;

ww_hex7(4) <= \hex7[4]~output_o\;

ww_hex7(5) <= \hex7[5]~output_o\;

ww_hex7(6) <= \hex7[6]~output_o\;

ww_ledg(0) <= \ledg[0]~output_o\;

ww_ledg(1) <= \ledg[1]~output_o\;

ww_ledg(2) <= \ledg[2]~output_o\;

ww_ledg(3) <= \ledg[3]~output_o\;

ww_ledg(4) <= \ledg[4]~output_o\;

ww_ledg(5) <= \ledg[5]~output_o\;

ww_ledg(6) <= \ledg[6]~output_o\;

ww_ledg(7) <= \ledg[7]~output_o\;

ww_ledg(8) <= \ledg[8]~output_o\;

ww_ledr(0) <= \ledr[0]~output_o\;

ww_ledr(1) <= \ledr[1]~output_o\;

ww_ledr(2) <= \ledr[2]~output_o\;

ww_ledr(3) <= \ledr[3]~output_o\;

ww_ledr(4) <= \ledr[4]~output_o\;

ww_ledr(5) <= \ledr[5]~output_o\;

ww_ledr(6) <= \ledr[6]~output_o\;

ww_ledr(7) <= \ledr[7]~output_o\;

ww_ledr(8) <= \ledr[8]~output_o\;

ww_ledr(9) <= \ledr[9]~output_o\;

ww_ledr(10) <= \ledr[10]~output_o\;

ww_ledr(11) <= \ledr[11]~output_o\;

ww_ledr(12) <= \ledr[12]~output_o\;

ww_ledr(13) <= \ledr[13]~output_o\;

ww_ledr(14) <= \ledr[14]~output_o\;

ww_ledr(15) <= \ledr[15]~output_o\;

ww_ledr(16) <= \ledr[16]~output_o\;

ww_ledr(17) <= \ledr[17]~output_o\;

ww_snes_latch <= \snes_latch~output_o\;

ww_snes_clk <= \snes_clk~output_o\;

ww_sram_addr(0) <= \sram_addr[0]~output_o\;

ww_sram_addr(1) <= \sram_addr[1]~output_o\;

ww_sram_addr(2) <= \sram_addr[2]~output_o\;

ww_sram_addr(3) <= \sram_addr[3]~output_o\;

ww_sram_addr(4) <= \sram_addr[4]~output_o\;

ww_sram_addr(5) <= \sram_addr[5]~output_o\;

ww_sram_addr(6) <= \sram_addr[6]~output_o\;

ww_sram_addr(7) <= \sram_addr[7]~output_o\;

ww_sram_addr(8) <= \sram_addr[8]~output_o\;

ww_sram_addr(9) <= \sram_addr[9]~output_o\;

ww_sram_addr(10) <= \sram_addr[10]~output_o\;

ww_sram_addr(11) <= \sram_addr[11]~output_o\;

ww_sram_addr(12) <= \sram_addr[12]~output_o\;

ww_sram_addr(13) <= \sram_addr[13]~output_o\;

ww_sram_addr(14) <= \sram_addr[14]~output_o\;

ww_sram_addr(15) <= \sram_addr[15]~output_o\;

ww_sram_addr(16) <= \sram_addr[16]~output_o\;

ww_sram_addr(17) <= \sram_addr[17]~output_o\;

ww_sram_addr(18) <= \sram_addr[18]~output_o\;

ww_sram_addr(19) <= \sram_addr[19]~output_o\;

ww_sram_ub_n <= \sram_ub_n~output_o\;

ww_sram_lb_n <= \sram_lb_n~output_o\;

ww_sram_we_n <= \sram_we_n~output_o\;

ww_sram_ce_n <= \sram_ce_n~output_o\;

ww_sram_oe_n <= \sram_oe_n~output_o\;

ww_wm8731_xck <= \wm8731_xck~output_o\;

ww_wm8731_dacdat <= \wm8731_dacdat~output_o\;

ww_wm8731_daclrck <= \wm8731_daclrck~output_o\;

ww_wm8731_bclk <= \wm8731_bclk~output_o\;

ww_aux(0) <= \aux[0]~output_o\;

ww_aux(1) <= \aux[1]~output_o\;

ww_aux(2) <= \aux[2]~output_o\;

ww_aux(3) <= \aux[3]~output_o\;

ww_aux(4) <= \aux[4]~output_o\;

ww_aux(5) <= \aux[5]~output_o\;

ww_aux(6) <= \aux[6]~output_o\;

ww_aux(7) <= \aux[7]~output_o\;

ww_aux(8) <= \aux[8]~output_o\;

ww_aux(9) <= \aux[9]~output_o\;

ww_aux(10) <= \aux[10]~output_o\;

ww_aux(11) <= \aux[11]~output_o\;

ww_aux(12) <= \aux[12]~output_o\;

ww_aux(13) <= \aux[13]~output_o\;

ww_aux(14) <= \aux[14]~output_o\;

ww_aux(15) <= \aux[15]~output_o\;

ww_vga_dac_r(0) <= \vga_dac_r[0]~output_o\;

ww_vga_dac_r(1) <= \vga_dac_r[1]~output_o\;

ww_vga_dac_r(2) <= \vga_dac_r[2]~output_o\;

ww_vga_dac_r(3) <= \vga_dac_r[3]~output_o\;

ww_vga_dac_r(4) <= \vga_dac_r[4]~output_o\;

ww_vga_dac_r(5) <= \vga_dac_r[5]~output_o\;

ww_vga_dac_r(6) <= \vga_dac_r[6]~output_o\;

ww_vga_dac_r(7) <= \vga_dac_r[7]~output_o\;

ww_vga_dac_g(0) <= \vga_dac_g[0]~output_o\;

ww_vga_dac_g(1) <= \vga_dac_g[1]~output_o\;

ww_vga_dac_g(2) <= \vga_dac_g[2]~output_o\;

ww_vga_dac_g(3) <= \vga_dac_g[3]~output_o\;

ww_vga_dac_g(4) <= \vga_dac_g[4]~output_o\;

ww_vga_dac_g(5) <= \vga_dac_g[5]~output_o\;

ww_vga_dac_g(6) <= \vga_dac_g[6]~output_o\;

ww_vga_dac_g(7) <= \vga_dac_g[7]~output_o\;

ww_vga_dac_b(0) <= \vga_dac_b[0]~output_o\;

ww_vga_dac_b(1) <= \vga_dac_b[1]~output_o\;

ww_vga_dac_b(2) <= \vga_dac_b[2]~output_o\;

ww_vga_dac_b(3) <= \vga_dac_b[3]~output_o\;

ww_vga_dac_b(4) <= \vga_dac_b[4]~output_o\;

ww_vga_dac_b(5) <= \vga_dac_b[5]~output_o\;

ww_vga_dac_b(6) <= \vga_dac_b[6]~output_o\;

ww_vga_dac_b(7) <= \vga_dac_b[7]~output_o\;

ww_vga_dac_clk <= \vga_dac_clk~output_o\;

ww_vga_dac_sync_n <= \vga_dac_sync_n~output_o\;

ww_vga_dac_blank_n <= \vga_dac_blank_n~output_o\;

ww_vga_hsync <= \vga_hsync~output_o\;

ww_vga_vsync <= \vga_vsync~output_o\;

ww_char_lcd_en <= \char_lcd_en~output_o\;

ww_char_lcd_rw <= \char_lcd_rw~output_o\;

ww_char_lcd_rs <= \char_lcd_rs~output_o\;

ww_char_lcd_on <= \char_lcd_on~output_o\;

ww_char_lcd_blon <= \char_lcd_blon~output_o\;

ww_tx <= \dbg_core_inst|tx~output_o\;

ww_emulated_snes_data <= \dbg_core_inst|emulated_snes_data~output_o\;

ww_gc_data <= \gc_data~output_o\;

sram_dq(0) <= \sram_dq[0]~output_o\;

sram_dq(1) <= \sram_dq[1]~output_o\;

sram_dq(2) <= \sram_dq[2]~output_o\;

sram_dq(3) <= \sram_dq[3]~output_o\;

sram_dq(4) <= \sram_dq[4]~output_o\;

sram_dq(5) <= \sram_dq[5]~output_o\;

sram_dq(6) <= \sram_dq[6]~output_o\;

sram_dq(7) <= \sram_dq[7]~output_o\;

sram_dq(8) <= \sram_dq[8]~output_o\;

sram_dq(9) <= \sram_dq[9]~output_o\;

sram_dq(10) <= \sram_dq[10]~output_o\;

sram_dq(11) <= \sram_dq[11]~output_o\;

sram_dq(12) <= \sram_dq[12]~output_o\;

sram_dq(13) <= \sram_dq[13]~output_o\;

sram_dq(14) <= \sram_dq[14]~output_o\;

sram_dq(15) <= \sram_dq[15]~output_o\;

ww_wm8731_sdat <= \wm8731_sdat~output_o\;

ww_wm8731_sclk <= \wm8731_sclk~output_o\;

char_lcd_data(0) <= \char_lcd_data[0]~output_o\;

char_lcd_data(1) <= \char_lcd_data[1]~output_o\;

char_lcd_data(2) <= \char_lcd_data[2]~output_o\;

char_lcd_data(3) <= \char_lcd_data[3]~output_o\;

char_lcd_data(4) <= \char_lcd_data[4]~output_o\;

char_lcd_data(5) <= \char_lcd_data[5]~output_o\;

char_lcd_data(6) <= \char_lcd_data[6]~output_o\;

char_lcd_data(7) <= \char_lcd_data[7]~output_o\;

ww_emulated_gc_data <= \dbg_core_inst|emulated_gc_data~output_o\;
END structure;


