; ModuleID = 'D:/HLS/Quicktake/pynqrealreal/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-w64-mingw32"

@temp2 = global [104 x i8] zeroinitializer, align 16
@temp1 = global [104 x i8] zeroinitializer, align 16
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@l_conv_pool_bn_bst0_6 = constant [20 x i8] c"\1B\FF\0F\FF\09\FF\E0\7F^\7F\F1\FF\E4\7F\EA\7F\F7\FF%\FF", align 16
@l_conv_pool_bn_bst0_5 = constant [10 x float] [float 0x3FF2012D00000000, float 0x3FF4102B40000000, float 0x3FD0A98AA0000000, float 0x3FDC1D41A0000000, float 0x3FED3A6AC0000000, float 0x3FF7A57660000000, float 0x3FE50E12C0000000, float 0x3FF134DB80000000, float 0x4007712380000000, float 0x3FEBA21EC0000000], align 16
@l_conv_pool_bn_bst0_4 = constant [10 x float] [float 0x3FF1E19960000000, float 0x3FE9B507C0000000, float 0x3FF2A16780000000, float 0x3FF07EC860000000, float 0x3FE884AEE0000000, float 0x3FEAA27820000000, float 0x3FF1979020000000, float 0x3FF1AD8C60000000, float 0x3FE1379D40000000, float 0x3FEEC96A20000000], align 16
@l_conv_pool_bn_bst0_3 = constant [10 x float] [float 0xBFE1DC8B60000000, float 0xBFD3608D40000000, float 0xBFE056CA60000000, float 0xBFDE219320000000, float 0xBFCE62B680000000, float 0xBFD5BA4160000000, float 0xBFE05C8760000000, float 0xBFD1A6E120000000, float 0xBFBDD4DB60000000, float 0xBFDA2FCBE0000000], align 16
@l_conv_pool_bn_bst0_1 = constant [10 x float] [float 0x3F5576F320000000, float 0x3F56ECAEC0000000, float 0x3F5C3B2F00000000, float 0x3F98CA7DA0000000, float 0xBF78B9E780000000, float 0x3F6BB171A0000000, float 0xBF83621C60000000, float 0x3F74443B60000000, float 0xBF613BF8A0000000, float 0xBF8736C840000000], align 16
@l_conv_pool_bn_bst0_s = constant [10 x float] [float 0x3FF3AD6200000000, float 0x3FF52292E0000000, float 0x3FDD44A6E0000000, float 0x3FE5EB4C20000000, float 0x3FED73F000000000, float 0x3FF4D75580000000, float 0x3FECF6FC60000000, float 0x3FF1AD6060000000, float 0x4003D0E620000000, float 0x3FF0BB9C80000000], align 16
@l_b_linear_bn_softma_6 = constant [450 x i8] c"\18p@2\DDl\C33\81\EB\8C\06<4\100P\CA\07\D6\F9H\10\E7\CF\1E\BD\22a\81\C3\E008\B6\EB\18|y\CF\B8/\FF}\F0\D8\04@\02k\C4\A2\02\90\06\09\00ZH!\05\0A\02\9E\14\05\85\82\05P\D5[\02\00\A1\16\80aW\1CQK[-\B7\A7\C1\B6\FA\DC\DF\EC=\0D\B3 \1B\FC\C3\A1\0E\FF\CC\16\1C\F7\BD\FBv\B8\BC\FF?\EE\01M\DD\F9\EF\01\0Fx\09\8Fo{\FD\F0\14[(\1F\1B\CEp\F7\C5\B7\F3\8F$q+\BC\E2\CF\A8\F3\E88\FE\CC\9F\EF\0F\E4\83\EFt\1A\FC\BB\E3\CA\1E\F1\C0;\D8\C8\BC\BA\03\87\87Ng09\F3\CD\02\0F\87\BF\E3O\B2X\FD8\E5M\901\00\B4g\FE\A2\B7\00\F01k?\E1\83\00?\B0x++\EF\81\02>\BA1\7F\EF{Q.\00s\FF\F1\C0Kd\0F\F3\0Epd\F9\E3\87\15\C5\0E\08r\08\D0\B4\11\E0\C0W\0Cy\FE\E1\DB\83#\C0]m_\04\1C7\00Al\D1\05\01\C6\B3\0D\C8|\C1\E1\0E\E3\C4\0B;\DFXI\DE|\07O:\0F\C1\A5}\EC\0E\10\81x\CF\F5pC\EF~\84V\EC\8F\C8\C7\D6\C0\C3\FC\03\00`?\03y8Ba^\0B\0B\D0\F3\AC\A0\02\FF\B3\16\03\F9((\B8\DF\CF\22\0A\07\83\F3(\D4\05\FC\C2\13\E0\10\10fl\9C\F7\069\C1\D9\9D\8E&3\B0\DA\00n\C4\0C8\16u\93\EC``?\FC\FE\1F\90n\FF\11\C7L\0E\E7G\1F\8A\D5\A0\84\EF\BC\9F\DF\F0s\D8\C09\BC\F8\838\13\CF\06/\9A\5C C @\CE\CE0\DCO\FB\E83\F4\E1\BC\E2>|t\F4#\E5\C9\BA\C0,\0C\CFQ/", align 16
@l_b_linear_bn_softma_5 = constant [10 x float] [float 0x4035DD0CC0000000, float 0x40314821E0000000, float 0xC03A359DE0000000, float 0xC02E5F8F40000000, float 0xC004C7CBE0000000, float 0x4031EBFEC0000000, float 0x402046FF20000000, float 0x4024E308C0000000, float 0x403C2E81E0000000, float 0x403886F7A0000000], align 16
@l_b_linear_bn_softma_4 = constant [10 x float] [float 0x3FFE965260000000, float 0x3FFE00B240000000, float 0x3FFD15DD60000000, float 0x3FFE49F520000000, float 0x3FFE5C5A60000000, float 0x3FFD1A9760000000, float 0x3FFE585060000000, float 0x3FFDEFBA60000000, float 0x3FFD0A8C00000000, float 0x3FFD8EFB00000000], align 16
@l_b_linear_bn_softma_3 = constant [10 x float] [float 0xBFB6805840000000, float 0xBFC17B6180000000, float 0x3FBF895D80000000, float 0x3FB5636920000000, float 0xBFA451EDA0000000, float 0xBF6F8A1B60000000, float 0xBFC15F2E40000000, float 0x3FAE0DF520000000, float 0x3FB6741360000000, float 0x3FA2811C00000000], align 16
@l_b_linear_bn_softma_1 = constant [10 x float] [float 0x3F618BD0E0000000, float 0xBF4D202B00000000, float 0x3F52C5D060000000, float 0xBF52A34C80000000, float 0xBF61BF6A00000000, float 0xBF6A849320000000, float 0xBF42045220000000, float 0xBF5D6EA900000000, float 0x3F8281F660000000, float 0x3F7562DA60000000], align 16
@l_b_linear_bn_softma = constant [10 x float] [float 0x403C98C8A0000000, float 0x403F9DF100000000, float 0x403D22ACA0000000, float 0x403A51FE80000000, float 0x4037CF2C60000000, float 0x40370D2E60000000, float 0x403A24F2A0000000, float 0x403D41C620000000, float 0x40354E0000000000, float 0x40388DB1C0000000], align 16
@ebnn_compute_str = internal unnamed_addr constant [13 x i8] c"ebnn_compute\00"
@bits = internal unnamed_addr constant [8 x i8] c"\80@ \10\08\04\02\01", align 1
@RAM_1P_str = internal unnamed_addr constant [7 x i8] c"RAM_1P\00"
@p_str6 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str5 = internal unnamed_addr constant [1 x i8] zeroinitializer
@p_str4 = private unnamed_addr constant [13 x i8] c"outputCONTRL\00", align 1
@p_str3 = private unnamed_addr constant [10 x i8] c"outputINT\00", align 1
@p_str2 = private unnamed_addr constant [9 x i8] c"inputINT\00", align 1
@p_str1 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1

declare i9 @llvm.part.select.i9(i9, i32, i32) nounwind readnone

declare i8 @llvm.part.select.i8(i8, i32, i32) nounwind readnone

declare i7 @llvm.part.select.i7(i7, i32, i32) nounwind readnone

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define internal fastcc float @fdot_3d([15680 x float]* nocapture %A, i5 %B_offset, i32 %x, i32 %y) readonly {
  %res_1 = alloca float
  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %A, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)
  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)
  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)
  %B_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %B_offset)
  %x_kw = add nsw i32 %x_read, 3
  %y_kh = add nsw i32 %y_read, 3
  %B_offset_cast = zext i5 %B_offset_read to i6
  store float 0.000000e+00, float* %res_1
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i_assign = phi i32 [ %x_read, %0 ], [ %j_1, %2 ]
  %b_idx_1 = phi i32 [ 0, %0 ], [ %tmp_1, %2 ]
  %tmp_s = icmp slt i32 %i_assign, %x_kw
  br i1 %tmp_s, label %4, label %5

; <label>:2                                       ; preds = %3
  %j_1 = add nsw i32 %i_assign, 1
  br label %1

; <label>:3                                       ; preds = %_ifconv, %4
  %j_assign = phi i32 [ %y_read, %4 ], [ %k_1, %_ifconv ]
  %n_assign = phi i32 [ %b_idx_1, %4 ], [ %tmp_3, %_ifconv ]
  %tmp_4 = icmp slt i32 %j_assign, %y_kh
  br i1 %tmp_4, label %_ifconv, label %2

; <label>:4                                       ; preds = %1
  %tmp_1 = add i32 3, %b_idx_1
  %tmp_2 = shl i32 %i_assign, 5
  %tmp_5 = shl i32 %i_assign, 2
  %tmp_i1 = sub i32 %tmp_2, %tmp_5
  br label %3

_ifconv:                                          ; preds = %3
  %res_1_load_1 = load float* %res_1
  %tmp_i2 = add nsw i32 %tmp_i1, %j_assign
  %tmp_7 = sext i32 %tmp_i2 to i64
  %A_addr = getelementptr [15680 x float]* %A, i64 0, i64 %tmp_7
  %A_load = load float* %A_addr, align 4
  %tmp = or i32 %i_assign, %j_assign
  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp, i32 31)
  %a1 = select i1 %tmp_6, float 0.000000e+00, float %A_load
  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign, i32 31)
  %p_neg_i = sub i32 0, %n_assign
  %p_lshr_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg_i, i32 3, i32 8)
  %p_neg_t_i = sub i6 0, %p_lshr_i_cast
  %p_lshr_f_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %n_assign, i32 3, i32 8)
  %tmp_i = select i1 %tmp_10, i6 %p_neg_t_i, i6 %p_lshr_f_i_cast
  %sum_i = add i6 %tmp_i, %B_offset_cast
  %sum_i_cast = sext i6 %sum_i to i64
  %l_conv_pool_bn_bst0_s = getelementptr [20 x i8]* @l_conv_pool_bn_bst0_6, i64 0, i64 %sum_i_cast
  %l_conv_pool_bn_bst0_7 = load i8* %l_conv_pool_bn_bst0_s, align 1
  %tmp_11 = trunc i32 %n_assign to i3
  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_11)
  %tmp_12 = trunc i32 %p_neg_i to i3
  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_12)
  %p_neg_t = sub i32 0, %p_and_t
  %tmp_3_i = select i1 %tmp_10, i32 %p_neg_t, i32 %p_and_f
  %tmp_4_i = sext i32 %tmp_3_i to i64
  %bits_addr = getelementptr inbounds [8 x i8]* @bits, i64 0, i64 %tmp_4_i
  %bits_load = load i8* %bits_addr, align 1
  %tmp_5_i = and i8 %bits_load, %l_conv_pool_bn_bst0_7
  %tmp_6_i = icmp eq i8 %tmp_5_i, 0
  %tmp_37_to_int = bitcast float %a1 to i32
  %tmp_37_neg = xor i32 %tmp_37_to_int, -2147483648
  %tmp_8 = bitcast i32 %tmp_37_neg to float
  %tmp_9 = select i1 %tmp_6_i, float %tmp_8, float %a1
  %res_3 = fadd float %res_1_load_1, %tmp_9
  %tmp_3 = add nsw i32 1, %n_assign
  %k_1 = add nsw i32 1, %j_assign
  store float %res_3, float* %res_1
  br label %3

; <label>:5                                       ; preds = %1
  %res_1_load = load float* %res_1
  ret float %res_1_load
}

define internal fastcc void @fconv([15680 x float]* nocapture %A, i5 %F_offset, [104 x i8]* %C, i9 %c_start_idx, float %Bias, float %Gamma, float %Beta, float %Mean, float %Std) {
  %c_idx_1 = alloca i32
  %c_shift1 = alloca i32
  %c_mask_2 = alloca i8
  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %A, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)
  %Std_read = call float @_ssdm_op_Read.ap_auto.float(float %Std)
  %Mean_read = call float @_ssdm_op_Read.ap_auto.float(float %Mean)
  %Beta_read = call float @_ssdm_op_Read.ap_auto.float(float %Beta)
  %Gamma_read = call float @_ssdm_op_Read.ap_auto.float(float %Gamma)
  %Bias_read = call float @_ssdm_op_Read.ap_auto.float(float %Bias)
  %c_start_idx_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %c_start_idx)
  %F_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %F_offset)
  %tmp_15 = trunc i9 %c_start_idx_read to i3
  %c_shift = xor i3 %tmp_15, -1
  %p_cast1 = zext i3 %c_shift to i8
  %p_cast = zext i3 %c_shift to i32
  %c_mask = shl i8 1, %p_cast1
  %c_idx = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %c_start_idx_read, i32 3, i32 8)
  %c_idx_cast = zext i6 %c_idx to i32
  store i8 %c_mask, i8* %c_mask_2
  store i32 %p_cast, i32* %c_shift1
  store i32 %c_idx_cast, i32* %c_idx_1
  br label %.loopexit

.loopexit.loopexit:                               ; preds = %1
  br label %.loopexit

.loopexit:                                        ; preds = %.loopexit.loopexit, %0
  %i_in = phi i4 [ 0, %0 ], [ %pl_i, %.loopexit.loopexit ]
  %i_in_cast = zext i4 %i_in to i32
  %pl_i = add i4 %i_in, 2
  %tmp_s = icmp ult i4 %pl_i, -3
  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)
  br i1 %tmp_s, label %.preheader, label %10

.preheader:                                       ; preds = %.loopexit
  %pl_i_pl_w = add i4 %i_in, 3
  %pl_i_pl_w_cast = zext i4 %pl_i_pl_w to i32
  br label %1

; <label>:1                                       ; preds = %9, %.preheader
  %j_in = phi i4 [ %pl_j, %9 ], [ 0, %.preheader ]
  %j_in_cast = zext i4 %j_in to i32
  %pl_j = add i4 %j_in, 2
  %tmp_4 = icmp ult i4 %pl_j, -3
  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)
  br i1 %tmp_4, label %2, label %.loopexit.loopexit

; <label>:2                                       ; preds = %1
  %pl_j_pl_h = add i4 %j_in, 3
  %pl_j_pl_h_cast = zext i4 %pl_j_pl_h to i32
  br label %3

; <label>:3                                       ; preds = %8, %2
  %pl_i_assign = phi i32 [ %i_in_cast, %2 ], [ %i_in_1, %8 ]
  %max_res = phi float [ 0xC7EFFFFFE0000000, %2 ], [ %max_res_1, %8 ]
  %tmp_5 = icmp slt i32 %pl_i_assign, %pl_i_pl_w_cast
  br i1 %tmp_5, label %4, label %9

; <label>:4                                       ; preds = %3
  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %pl_i_assign, i32 31)
  %tmp_19 = shl i32 %pl_i_assign, 1
  %i = select i1 %tmp_17, i32 -2147483647, i32 %tmp_19
  br label %5

; <label>:5                                       ; preds = %._crit_edge, %4
  %pl_i_assign_1 = phi i32 [ %j_in_cast, %4 ], [ %j_in_1, %._crit_edge ]
  %max_res_1 = phi float [ %max_res, %4 ], [ %max_res_2, %._crit_edge ]
  %tmp_9 = icmp slt i32 %pl_i_assign_1, %pl_j_pl_h_cast
  br i1 %tmp_9, label %6, label %8

; <label>:6                                       ; preds = %5
  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %pl_i_assign_1, i32 31)
  %tmp_31 = shl i32 %pl_i_assign_1, 1
  %j = select i1 %tmp_30, i32 -2147483647, i32 %tmp_31
  %tmp_10 = or i32 %j, %i
  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_10, i32 31)
  br i1 %tmp_32, label %._crit_edge, label %7

; <label>:7                                       ; preds = %6
  %res = call fastcc float @fdot_3d([15680 x float]* %A, i5 %F_offset_read, i32 %i, i32 %j)
  %res_to_int = bitcast float %res to i32
  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_to_int, i32 23, i32 30)
  %tmp_33 = trunc i32 %res_to_int to i23
  %max_res_1_to_int = bitcast float %max_res_1 to i32
  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_res_1_to_int, i32 23, i32 30)
  %tmp_34 = trunc i32 %max_res_1_to_int to i23
  %notlhs3 = icmp ne i8 %tmp_11, -1
  %notrhs4 = icmp eq i23 %tmp_33, 0
  %tmp_13 = or i1 %notrhs4, %notlhs3
  %notlhs5 = icmp ne i8 %tmp_12, -1
  %notrhs6 = icmp eq i23 %tmp_34, 0
  %tmp_14 = or i1 %notrhs6, %notlhs5
  %tmp_16 = and i1 %tmp_13, %tmp_14
  %tmp_18 = fcmp ogt float %res, %max_res_1
  %tmp_20 = and i1 %tmp_16, %tmp_18
  %res_2 = select i1 %tmp_20, float %res, float %max_res_1
  br label %._crit_edge

._crit_edge:                                      ; preds = %7, %6
  %max_res_2 = phi float [ %res_2, %7 ], [ %max_res_1, %6 ]
  %j_in_1 = add nsw i32 %pl_i_assign_1, 1
  br label %5

; <label>:8                                       ; preds = %5
  %i_in_1 = add nsw i32 %pl_i_assign, 1
  br label %3

; <label>:9                                       ; preds = %3
  %c_idx_1_load = load i32* %c_idx_1
  %c_shift1_load = load i32* %c_shift1
  %c_mask_2_load = load i8* %c_mask_2
  %max_res_3 = fadd float %max_res, %Bias_read
  %f_assign_1 = fsub float %max_res_3, %Mean_read
  %f_assign_2 = fdiv float %f_assign_1, %Std_read
  %f_assign_3 = fmul float %f_assign_2, %Gamma_read
  %max_res_4 = fadd float %f_assign_3, %Beta_read
  %f_assign_to_int = bitcast float %max_res_4 to i32
  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %f_assign_to_int, i32 23, i32 30)
  %tmp_25 = trunc i32 %f_assign_to_int to i23
  %notlhs = icmp ne i8 %tmp, -1
  %notrhs = icmp eq i23 %tmp_25, 0
  %tmp_6 = or i1 %notrhs, %notlhs
  %tmp_7 = fcmp oge float %max_res_4, 0.000000e+00
  %tmp_8 = and i1 %tmp_6, %tmp_7
  %tmp_26 = trunc i32 %c_shift1_load to i8
  %tmp_1 = sext i32 %c_idx_1_load to i64
  %C_addr = getelementptr [104 x i8]* %C, i64 0, i64 %tmp_1
  %C_load = load i8* %C_addr, align 1
  %tmp_2 = call i8 @_ssdm_op_BitSet.i8.i8.i8.i1(i8 %C_load, i8 %tmp_26, i1 %tmp_8)
  store i8 %tmp_2, i8* %C_addr, align 1
  %tmp_i6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %c_mask_2_load, i32 1, i32 7)
  %tmp_27 = trunc i8 %c_mask_2_load to i1
  %c_mask_1 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_27, i7 %tmp_i6)
  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 0, i1 %tmp_27)
  %tmp_26_cast = zext i8 %tmp_3 to i32
  %c_idx_2 = add nsw i32 %c_idx_1_load, %tmp_26_cast
  %tmp_28 = trunc i32 %c_shift1_load to i31
  %c_shift_1 = add nsw i32 -1, %c_shift1_load
  %c_shift_2_cast = add i31 -1, %tmp_28
  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_shift_1, i32 31)
  %c_shift_2 = select i1 %tmp_29, i31 7, i31 %c_shift_2_cast
  %c_shift_3_cast = zext i31 %c_shift_2 to i32
  store i8 %c_mask_1, i8* %c_mask_2
  store i32 %c_shift_3_cast, i32* %c_shift1
  store i32 %c_idx_2, i32* %c_idx_1
  br label %1

; <label>:10                                      ; preds = %.loopexit
  ret void
}

define void @ebnn_compute([15680 x float]* %input_r, [20 x i8]* %output_r) nounwind uwtable {
  call void (...)* @_ssdm_op_SpecBitsMap([15680 x float]* %input_r) nounwind, !map !91
  call void (...)* @_ssdm_op_SpecBitsMap([20 x i8]* %output_r) nounwind, !map !97
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ebnn_compute_str) nounwind
  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %input_r, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind
  call void (...)* @_ssdm_op_SpecInterface([15680 x float]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind
  %empty_13 = call i32 (...)* @_ssdm_op_SpecMemCore([20 x i8]* %output_r, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind
  call void (...)* @_ssdm_op_SpecInterface([20 x i8]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [13 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind
  br label %1

; <label>:1                                       ; preds = %2, %0
  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]
  %exitcond1 = icmp eq i6 %i_i, -19
  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind
  %i = add i6 %i_i, 1
  br i1 %exitcond1, label %.preheader.0.i.preheader, label %2

.preheader.0.i.preheader:                         ; preds = %1
  br label %.preheader.0.i

; <label>:2                                       ; preds = %1
  %tmp_14_i = zext i6 %i_i to i64
  %temp1_addr = getelementptr [104 x i8]* @temp1, i64 0, i64 %tmp_14_i
  store i8 0, i8* %temp1_addr, align 1
  br label %1

.preheader.0.i:                                   ; preds = %.preheader.0.i.preheader, %3
  %j_i = phi i4 [ %j_2_i, %3 ], [ 0, %.preheader.0.i.preheader ]
  %c_idx_1_i = phi i9 [ %tmp_17_i, %3 ], [ 0, %.preheader.0.i.preheader ]
  %exitcond_i = icmp eq i4 %j_i, -6
  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind
  %j_2_i = add i4 %j_i, 1
  br i1 %exitcond_i, label %fconv_layer.exit.preheader, label %3

fconv_layer.exit.preheader:                       ; preds = %.preheader.0.i
  br label %fconv_layer.exit

; <label>:3                                       ; preds = %.preheader.0.i
  %f_idx_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_i, i1 false)
  %tmp_16_i = zext i4 %j_i to i64
  %l_conv_pool_bn_bst0_s = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_1, i64 0, i64 %tmp_16_i
  %l_conv_pool_bn_bst0_8 = load float* %l_conv_pool_bn_bst0_s, align 4
  %l_conv_pool_bn_bst0_9 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_4, i64 0, i64 %tmp_16_i
  %l_conv_pool_bn_bst0_10 = load float* %l_conv_pool_bn_bst0_9, align 4
  %l_conv_pool_bn_bst0_11 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_3, i64 0, i64 %tmp_16_i
  %l_conv_pool_bn_bst0_12 = load float* %l_conv_pool_bn_bst0_11, align 4
  %l_conv_pool_bn_bst0_13 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_5, i64 0, i64 %tmp_16_i
  %l_conv_pool_bn_bst0_14 = load float* %l_conv_pool_bn_bst0_13, align 4
  %l_conv_pool_bn_bst0_15 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_s, i64 0, i64 %tmp_16_i
  %l_conv_pool_bn_bst0_16 = load float* %l_conv_pool_bn_bst0_15, align 4
  call fastcc void @fconv([15680 x float]* %input_r, i5 %f_idx_i, [104 x i8]* @temp1, i9 %c_idx_1_i, float %l_conv_pool_bn_bst0_8, float %l_conv_pool_bn_bst0_10, float %l_conv_pool_bn_bst0_12, float %l_conv_pool_bn_bst0_14, float %l_conv_pool_bn_bst0_16) nounwind
  %tmp_17_i = add i9 %c_idx_1_i, 36
  br label %.preheader.0.i

fconv_layer.exit:                                 ; preds = %fconv_layer.exit.preheader, %bdot.exit
  %max_idx_i_i = phi i4 [ %j_i_i, %bdot.exit ], [ 0, %fconv_layer.exit.preheader ]
  %max_idx_1_i_i = phi i32 [ %max_idx_2_i_i, %bdot.exit ], [ undef, %fconv_layer.exit.preheader ]
  %max_res_i_i = phi float [ %max_res_1_i_i, %bdot.exit ], [ 0xC7EFFFFFE0000000, %fconv_layer.exit.preheader ]
  %phi_mul = phi i9 [ %next_mul, %bdot.exit ], [ 0, %fconv_layer.exit.preheader ]
  %next_mul = add i9 %phi_mul, 45
  %max_idx_i_i_cast5 = zext i4 %max_idx_i_i to i32
  %exitcond_i_i = icmp eq i4 %max_idx_i_i, -6
  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind
  %j_i_i = add i4 %max_idx_i_i, 1
  br i1 %exitcond_i_i, label %l_b_linear_bn_softmax1.exit, label %.preheader.preheader

.preheader.preheader:                             ; preds = %fconv_layer.exit
  br label %.preheader

.preheader:                                       ; preds = %.preheader.preheader, %4
  %i_i1 = phi i6 [ %i_1, %4 ], [ 0, %.preheader.preheader ]
  %res_i = phi i10 [ %res, %4 ], [ 0, %.preheader.preheader ]
  %exitcond = icmp eq i6 %i_i1, -19
  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind
  %i_1 = add i6 %i_i1, 1
  br i1 %exitcond, label %bdot.exit, label %4

; <label>:4                                       ; preds = %.preheader
  %tmp_35_i = zext i6 %i_i1 to i64
  %tmp_35_i_cast = zext i6 %i_i1 to i9
  %temp1_addr_1 = getelementptr [104 x i8]* @temp1, i64 0, i64 %tmp_35_i
  %temp1_load = load i8* %temp1_addr_1, align 1
  %sum3_i = add i9 %tmp_35_i_cast, %phi_mul
  %sum3_i_cast = zext i9 %sum3_i to i64
  %l_b_linear_bn_softma = getelementptr [450 x i8]* @l_b_linear_bn_softma_6, i64 0, i64 %sum3_i_cast
  %l_b_linear_bn_softma_7 = load i8* %l_b_linear_bn_softma, align 1
  %tmp = xor i8 %l_b_linear_bn_softma_7, -1
  %v_assign = xor i8 %temp1_load, %tmp
  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 7)
  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 5)
  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 3)
  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 1)
  %tmp_3_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_38, i1 false, i1 %tmp_42, i1 false, i1 %tmp_44, i1 false, i1 %tmp_45)
  %tmp_3_i_i_cast = zext i7 %tmp_3_i_i to i8
  %c = sub i8 %v_assign, %tmp_3_i_i_cast
  %tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 6, i32 7)
  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 2, i32 3)
  %tmp_6_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %tmp_29, i2 0, i2 %tmp_30)
  %tmp_6_i_i_cast = zext i6 %tmp_6_i_i to i7
  %tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 4, i32 5)
  %tmp_46 = trunc i8 %c to i2
  %tmp_7_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %tmp_31, i2 0, i2 %tmp_46)
  %tmp_7_i_i_cast = zext i6 %tmp_7_i_i to i7
  %tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %tmp_46)
  %tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %tmp_30)
  %c_1 = add i7 %tmp_6_i_i_cast, %tmp_7_i_i_cast
  %tmp_9_i_i_cast3 = add i4 %tmp_27, %tmp_28
  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %c_1, i32 4, i32 6)
  %tmp_i_i_cast = zext i3 %tmp_32 to i4
  %tmp_1_i_i = add i4 %tmp_i_i_cast, %tmp_9_i_i_cast3
  %tmp_2_i_i_cast = zext i4 %tmp_1_i_i to i10
  %res = add i10 %tmp_2_i_i_cast, %res_i
  br label %.preheader

bdot.exit:                                        ; preds = %.preheader
  %tmp_38_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %res_i, i1 false)
  %res_3 = add i11 -360, %tmp_38_i
  %res_i_i3 = sext i11 %res_3 to i32
  %res_i_i = sitofp i32 %res_i_i3 to float
  %tmp_77_i_i = zext i4 %max_idx_i_i to i64
  %l_b_linear_bn_softma_8 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_1, i64 0, i64 %tmp_77_i_i
  %l_b_linear_bn_softma_9 = load float* %l_b_linear_bn_softma_8, align 4
  %f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9
  %l_b_linear_bn_softma_10 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_4, i64 0, i64 %tmp_77_i_i
  %l_b_linear_bn_softma_11 = load float* %l_b_linear_bn_softma_10, align 4
  %l_b_linear_bn_softma_12 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_3, i64 0, i64 %tmp_77_i_i
  %l_b_linear_bn_softma_13 = load float* %l_b_linear_bn_softma_12, align 4
  %l_b_linear_bn_softma_14 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_5, i64 0, i64 %tmp_77_i_i
  %l_b_linear_bn_softma_15 = load float* %l_b_linear_bn_softma_14, align 4
  %l_b_linear_bn_softma_16 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma, i64 0, i64 %tmp_77_i_i
  %l_b_linear_bn_softma_17 = load float* %l_b_linear_bn_softma_16, align 4
  %f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15
  %f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17
  %f_assign_7 = fmul float %f_assign_6, %l_b_linear_bn_softma_11
  %f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13
  %f_assign_8_to_int = bitcast float %f_assign_8 to i32
  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %f_assign_8_to_int, i32 23, i32 30)
  %tmp_36 = trunc i32 %f_assign_8_to_int to i23
  %max_res_i_i_to_int = bitcast float %max_res_i_i to i32
  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_res_i_i_to_int, i32 23, i32 30)
  %tmp_37 = trunc i32 %max_res_i_i_to_int to i23
  %notlhs = icmp ne i8 %tmp_s, -1
  %notrhs = icmp eq i23 %tmp_36, 0
  %tmp_22 = or i1 %notrhs, %notlhs
  %notlhs1 = icmp ne i8 %tmp_21, -1
  %notrhs1 = icmp eq i23 %tmp_37, 0
  %tmp_23 = or i1 %notrhs1, %notlhs1
  %tmp_24 = and i1 %tmp_22, %tmp_23
  %tmp_25 = fcmp ogt float %f_assign_8, %max_res_i_i
  %tmp_26 = and i1 %tmp_24, %tmp_25
  %max_idx_2_i_i = select i1 %tmp_26, i32 %max_idx_i_i_cast5, i32 %max_idx_1_i_i
  %max_res_1_i_i = select i1 %tmp_26, float %f_assign_8, float %max_res_i_i
  br label %fconv_layer.exit

l_b_linear_bn_softmax1.exit:                      ; preds = %fconv_layer.exit
  %tmp_35 = trunc i32 %max_idx_1_i_i to i8
  %output_addr = getelementptr [20 x i8]* %output_r, i64 0, i64 0
  store i8 %tmp_35, i8* %output_addr, align 1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecMemCore(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecLoopTripCount(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak i9 @_ssdm_op_Read.ap_auto.i9(i9) {
entry:
  ret i9 %0
}

define weak i5 @_ssdm_op_Read.ap_auto.i5(i5) {
entry:
  ret i5 %0
}

define weak i32 @_ssdm_op_Read.ap_auto.i32(i32) {
entry:
  ret i32 %0
}

define weak float @_ssdm_op_Read.ap_auto.float(float) {
entry:
  ret float %0
}

define weak i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_18 = trunc i32 %empty to i8
  ret i8 %empty_18
}

define weak i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8, i32, i32) nounwind readnone {
entry:
  %empty = call i8 @llvm.part.select.i8(i8 %0, i32 %1, i32 %2)
  %empty_19 = trunc i8 %empty to i7
  ret i7 %empty_19
}

define weak i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9, i32, i32) nounwind readnone {
entry:
  %empty = call i9 @llvm.part.select.i9(i9 %0, i32 %1, i32 %2)
  %empty_20 = trunc i9 %empty to i6
  ret i6 %empty_20
}

define weak i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_21 = trunc i32 %empty to i6
  ret i6 %empty_21
}

declare i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9, i32, i32) nounwind readnone

define weak i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7, i32, i32) nounwind readnone {
entry:
  %empty = call i7 @llvm.part.select.i7(i7 %0, i32 %1, i32 %2)
  %empty_22 = trunc i7 %empty to i3
  ret i3 %empty_22
}

declare i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8, i32, i32) nounwind readnone {
entry:
  %empty = call i8 @llvm.part.select.i8(i8 %0, i32 %1, i32 %2)
  %empty_23 = trunc i8 %empty to i2
  ret i2 %empty_23
}

declare i1 @_ssdm_op_PartSelect.i1.i8.i32.i32(i8, i32, i32) nounwind readnone

define weak i8 @_ssdm_op_BitSet.i8.i8.i8.i1(i8, i8, i1) nounwind readnone {
entry:
  %empty = icmp ne i1 %2, false
  %empty_24 = zext i1 %empty to i8
  %empty_25 = bitcast i8 %1 to i8
  %empty_26 = shl i8 %empty_24, %empty_25
  %empty_27 = shl i8 1, %empty_25
  %empty_28 = xor i8 %empty_27, -1
  %empty_29 = and i8 %empty_28, %0
  %empty_30 = or i8 %empty_26, %empty_29
  ret i8 %empty_30
}

define weak i1 @_ssdm_op_BitSelect.i1.i8.i32(i8, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i8
  %empty_31 = shl i8 1, %empty
  %empty_32 = and i8 %0, %empty_31
  %empty_33 = icmp ne i8 %empty_32, 0
  ret i1 %empty_33
}

define weak i1 @_ssdm_op_BitSelect.i1.i32.i32(i32, i32) nounwind readnone {
entry:
  %empty = shl i32 1, %1
  %empty_34 = and i32 %0, %empty
  %empty_35 = icmp ne i32 %empty_34, 0
  ret i1 %empty_35
}

define weak i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7, i1) nounwind readnone {
entry:
  %empty = zext i7 %0 to i8
  %empty_36 = zext i1 %1 to i8
  %empty_37 = shl i8 %empty, 1
  %empty_38 = or i8 %empty_37, %empty_36
  ret i8 %empty_38
}

define weak i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1, i7) nounwind readnone {
entry:
  %empty = zext i1 %0 to i8
  %empty_39 = zext i7 %1 to i8
  %empty_40 = shl i8 %empty, 7
  %empty_41 = or i8 %empty_40, %empty_39
  ret i8 %empty_41
}

define weak i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1(i1, i1, i1, i1, i1, i1, i1) nounwind readnone {
entry:
  %empty = zext i1 %5 to i2
  %empty_42 = zext i1 %6 to i2
  %empty_43 = shl i2 %empty, 1
  %empty_44 = or i2 %empty_43, %empty_42
  %empty_45 = zext i1 %4 to i3
  %empty_46 = zext i2 %empty_44 to i3
  %empty_47 = shl i3 %empty_45, 2
  %empty_48 = or i3 %empty_47, %empty_46
  %empty_49 = zext i1 %3 to i4
  %empty_50 = zext i3 %empty_48 to i4
  %empty_51 = shl i4 %empty_49, 3
  %empty_52 = or i4 %empty_51, %empty_50
  %empty_53 = zext i1 %2 to i5
  %empty_54 = zext i4 %empty_52 to i5
  %empty_55 = shl i5 %empty_53, 4
  %empty_56 = or i5 %empty_55, %empty_54
  %empty_57 = zext i1 %1 to i6
  %empty_58 = zext i5 %empty_56 to i6
  %empty_59 = shl i6 %empty_57, 5
  %empty_60 = or i6 %empty_59, %empty_58
  %empty_61 = zext i1 %0 to i7
  %empty_62 = zext i6 %empty_60 to i7
  %empty_63 = shl i7 %empty_61, 6
  %empty_64 = or i7 %empty_63, %empty_62
  ret i7 %empty_64
}

define weak i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2, i2, i2) nounwind readnone {
entry:
  %empty = zext i2 %1 to i4
  %empty_65 = zext i2 %2 to i4
  %empty_66 = shl i4 %empty, 2
  %empty_67 = or i4 %empty_66, %empty_65
  %empty_68 = zext i2 %0 to i6
  %empty_69 = zext i4 %empty_67 to i6
  %empty_70 = shl i6 %empty_68, 4
  %empty_71 = or i6 %empty_70, %empty_69
  ret i6 %empty_71
}

define weak i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4, i1) nounwind readnone {
entry:
  %empty = zext i4 %0 to i5
  %empty_72 = zext i1 %1 to i5
  %empty_73 = shl i5 %empty, 1
  %empty_74 = or i5 %empty_73, %empty_72
  ret i5 %empty_74
}

define weak i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2, i2) nounwind readnone {
entry:
  %empty = zext i2 %0 to i4
  %empty_75 = zext i2 %1 to i4
  %empty_76 = shl i4 %empty, 2
  %empty_77 = or i4 %empty_76, %empty_75
  ret i4 %empty_77
}

declare i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31, i1) nounwind readnone

declare i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30, i2) nounwind readnone

define weak i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29, i3) nounwind readnone {
entry:
  %empty = zext i29 %0 to i32
  %empty_78 = zext i3 %1 to i32
  %empty_79 = shl i32 %empty, 3
  %empty_80 = or i32 %empty_79, %empty_78
  ret i32 %empty_80
}

declare i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27, i5) nounwind readnone

define weak i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10, i1) nounwind readnone {
entry:
  %empty = zext i10 %0 to i11
  %empty_81 = zext i1 %1 to i11
  %empty_82 = shl i11 %empty, 1
  %empty_83 = or i11 %empty_82, %empty_81
  ret i11 %empty_83
}

declare void @_GLOBAL__I_a() nounwind

!opencl.kernels = !{!0, !7, !0, !9, !15, !21, !27, !33, !39, !45, !47, !53, !58, !62, !66}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!72, !79, !84}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"float*", metadata !"uint8_t*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"input", metadata !"output"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !1, metadata !2, metadata !8, metadata !4, metadata !5, metadata !6}
!8 = metadata !{metadata !"kernel_arg_type", metadata !"uint8_t*", metadata !"uint8_t*"}
!9 = metadata !{null, metadata !10, metadata !11, metadata !12, metadata !13, metadata !14, metadata !6}
!10 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 0, i32 0, i32 0}
!11 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!12 = metadata !{metadata !"kernel_arg_type", metadata !"uint8_t*", metadata !"uint8_t*", metadata !"uint8_t*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"int", metadata !"int", metadata !"int"}
!13 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!14 = metadata !{metadata !"kernel_arg_name", metadata !"A", metadata !"F", metadata !"C", metadata !"Bias", metadata !"Gamma", metadata !"Beta", metadata !"Mean", metadata !"Std", metadata !"m", metadata !"n", metadata !"k"}
!15 = metadata !{null, metadata !16, metadata !17, metadata !18, metadata !19, metadata !20, metadata !6}
!16 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0, i32 0}
!17 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!18 = metadata !{metadata !"kernel_arg_type", metadata !"float", metadata !"float", metadata !"float", metadata !"float", metadata !"float"}
!19 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!20 = metadata !{metadata !"kernel_arg_name", metadata !"f", metadata !"Gamma", metadata !"Beta", metadata !"Mean", metadata !"Std"}
!21 = metadata !{null, metadata !22, metadata !23, metadata !24, metadata !25, metadata !26, metadata !6}
!22 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 0}
!23 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!24 = metadata !{metadata !"kernel_arg_type", metadata !"uint8_t*", metadata !"uint8_t*", metadata !"int"}
!25 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"const"}
!26 = metadata !{metadata !"kernel_arg_name", metadata !"A", metadata !"B", metadata !"N"}
!27 = metadata !{null, metadata !28, metadata !29, metadata !30, metadata !31, metadata !32, metadata !6}
!28 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!29 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!30 = metadata !{metadata !"kernel_arg_type", metadata !"uint8_t"}
!31 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const"}
!32 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!33 = metadata !{null, metadata !34, metadata !35, metadata !36, metadata !37, metadata !38, metadata !6}
!34 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0}
!35 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!36 = metadata !{metadata !"kernel_arg_type", metadata !"float*", metadata !"uint8_t*", metadata !"uint8_t*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"float*", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int"}
!37 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!38 = metadata !{metadata !"kernel_arg_name", metadata !"A", metadata !"F", metadata !"C", metadata !"Bias", metadata !"Gamma", metadata !"Beta", metadata !"Mean", metadata !"Std", metadata !"m", metadata !"num_f", metadata !"w", metadata !"h", metadata !"d", metadata !"kw", metadata !"kh", metadata !"sw", metadata !"sh", metadata !"pw", metadata !"ph", metadata !"pl_w", metadata !"pl_h", metadata !"pl_sw", metadata !"pl_sh", metadata !"pl_pw", metadata !"pl_ph"}
!39 = metadata !{null, metadata !40, metadata !41, metadata !42, metadata !43, metadata !44, metadata !6}
!40 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0}
!41 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!42 = metadata !{metadata !"kernel_arg_type", metadata !"float*", metadata !"uint8_t*", metadata !"uint8_t*", metadata !"int", metadata !"float", metadata !"float", metadata !"float", metadata !"float", metadata !"float", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int"}
!43 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!44 = metadata !{metadata !"kernel_arg_name", metadata !"A", metadata !"F", metadata !"C", metadata !"c_start_idx", metadata !"Bias", metadata !"Gamma", metadata !"Beta", metadata !"Mean", metadata !"Std", metadata !"w", metadata !"h", metadata !"d", metadata !"kw", metadata !"kh", metadata !"sw", metadata !"sh", metadata !"pw", metadata !"ph", metadata !"pl_w", metadata !"pl_h", metadata !"pl_sw", metadata !"pl_sh", metadata !"pl_pw", metadata !"pl_ph"}
!45 = metadata !{null, metadata !28, metadata !29, metadata !30, metadata !31, metadata !46, metadata !6}
!46 = metadata !{metadata !"kernel_arg_name", metadata !"x"}
!47 = metadata !{null, metadata !48, metadata !49, metadata !50, metadata !51, metadata !52, metadata !6}
!48 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0}
!49 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"float*", metadata !"uint8_t*", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int"}
!51 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!52 = metadata !{metadata !"kernel_arg_name", metadata !"A", metadata !"B", metadata !"x", metadata !"y", metadata !"w", metadata !"h", metadata !"d", metadata !"kw", metadata !"kh"}
!53 = metadata !{null, metadata !54, metadata !2, metadata !55, metadata !56, metadata !57, metadata !6}
!54 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!55 = metadata !{metadata !"kernel_arg_type", metadata !"uint8_t*", metadata !"int"}
!56 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const"}
!57 = metadata !{metadata !"kernel_arg_name", metadata !"arr", metadata !"n"}
!58 = metadata !{null, metadata !59, metadata !23, metadata !60, metadata !25, metadata !61, metadata !6}
!59 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int", metadata !"int"}
!61 = metadata !{metadata !"kernel_arg_name", metadata !"i", metadata !"j", metadata !"rows"}
!62 = metadata !{null, metadata !16, metadata !17, metadata !63, metadata !64, metadata !65, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int"}
!64 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!65 = metadata !{metadata !"kernel_arg_name", metadata !"pl_i", metadata !"x", metadata !"kx", metadata !"sx", metadata !"px"}
!66 = metadata !{null, metadata !67, metadata !68, metadata !69, metadata !70, metadata !71, metadata !6}
!67 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0}
!68 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!69 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int", metadata !"int"}
!70 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const", metadata !"const"}
!71 = metadata !{metadata !"kernel_arg_name", metadata !"x", metadata !"kx", metadata !"sx", metadata !"px", metadata !"pl_x", metadata !"pl_sx", metadata !"pl_px"}
!72 = metadata !{metadata !73, [104 x i8]* @temp2}
!73 = metadata !{metadata !74}
!74 = metadata !{i32 0, i32 7, metadata !75}
!75 = metadata !{metadata !76}
!76 = metadata !{metadata !"temp2", metadata !77, metadata !"unsigned char", i32 0, i32 7}
!77 = metadata !{metadata !78}
!78 = metadata !{i32 0, i32 103, i32 1}
!79 = metadata !{metadata !80, [104 x i8]* @temp1}
!80 = metadata !{metadata !81}
!81 = metadata !{i32 0, i32 7, metadata !82}
!82 = metadata !{metadata !83}
!83 = metadata !{metadata !"temp1", metadata !77, metadata !"unsigned char", i32 0, i32 7}
!84 = metadata !{metadata !85, [1 x i32]* @llvm_global_ctors_0}
!85 = metadata !{metadata !86}
!86 = metadata !{i32 0, i32 31, metadata !87}
!87 = metadata !{metadata !88}
!88 = metadata !{metadata !"llvm.global_ctors.0", metadata !89, metadata !"", i32 0, i32 31}
!89 = metadata !{metadata !90}
!90 = metadata !{i32 0, i32 0, i32 1}
!91 = metadata !{metadata !92}
!92 = metadata !{i32 0, i32 31, metadata !93}
!93 = metadata !{metadata !94}
!94 = metadata !{metadata !"input", metadata !95, metadata !"float", i32 0, i32 31}
!95 = metadata !{metadata !96}
!96 = metadata !{i32 0, i32 15679, i32 1}
!97 = metadata !{metadata !98}
!98 = metadata !{i32 0, i32 7, metadata !99}
!99 = metadata !{metadata !100}
!100 = metadata !{metadata !"output", metadata !101, metadata !"unsigned char", i32 0, i32 7}
!101 = metadata !{metadata !102}
!102 = metadata !{i32 0, i32 19, i32 1}
