======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_64_8/.CHARACTERIZATION/SIGNALS_VDDL_64_64_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_64_8/.CHARACTERIZATION/SIGNALS_VDDL_64_64_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_64_64_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.692, 0.426)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.39)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.618, 0.397)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.571, 0.335)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.621, 0.398)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.619, 0.397)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.161, 1.838)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.221, 0.25, 1.799)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.157, 1.833)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.217, 0.25, 1.795)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.166, 1.845)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.225, 0.25, 1.805)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.195, 1.88)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.249, 0.25, 1.835)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.302, 2.022)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.335, 0.25, 1.944)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.208, 1.898)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.26, 0.25, 1.849)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.168, 1.847)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.227, 0.25, 1.807)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.179, 1.861)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.275, 3.236, 0.25, 1.819)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.694, 0.384)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.688, 0.379)

Annotating to instance U1_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.14, 0.215)
	ABSOLUTE (IOPATH E Q) = (0.214, 0.197)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.011))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.144) (-0.105))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.347, 0.222)
	ABSOLUTE (IOPATH D Q) = (0.114, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.328, 0.296)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.154, 0.232)
	ABSOLUTE (IOPATH E Q) = (0.231, 0.231)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.015) (0.001))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.169) (-0.111))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.153, 0.215)
	ABSOLUTE (IOPATH E Q) = (0.231, 0.214)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.001) (0.015))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.127) (-0.087))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.154, 0.233)
	ABSOLUTE (IOPATH E Q) = (0.233, 0.233)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.003))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.125, 0.012)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.128, 0.007)

Annotating to instance U1_mid_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.146, 0.231)
	ABSOLUTE (IOPATH E Q) = (0.218, 0.217)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.021) (-0.004))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.181) (-0.123))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.166, 0.234)
	ABSOLUTE (IOPATH E Q) = (0.235, 0.217)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.144) (-0.105))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.273, 0.184)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.257, 0.255)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.102))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.267, 0.179)
	ABSOLUTE (IOPATH D Q) = (0.117, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.251, 0.25)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.101))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.266, 0.179)
	ABSOLUTE (IOPATH D Q) = (0.117, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.25, 0.25)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.101))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.146, 0.11)

Annotating to instance g33 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.12, 0.084)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.135, 0.099)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.138, 0.102)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.135, 0.1)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_64_8/functional/verilog.v,127|8): The interconnect source TB_TOP_64_64_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_64_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_64_8/functional/verilog.v,126|8): The interconnect source TB_TOP_64_64_8.TOP.CONTROLLER.g1705.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_64_64_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign DVLP = P_EN[8] ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_64_8/functional/verilog.v,125|8): The interconnect source TB_TOP_64_64_8.TOP.CONTROLLER.controller1_DVLP_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_64_8.TOP.CONTROLLER.DVLP.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_64_64_8/functional/verilog.v,65|8): The interconnect source TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_64_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g33.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g32.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g29.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g30.I = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g17.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g11.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g21.I = (0.012)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.g12.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.01)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0.01)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.01)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0.022)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.023)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.023)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.021)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.021, 0.022)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_64_64_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
