// Seed: 2615124189
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5
);
  wire id_7;
  assign id_2 = (id_4 - 1) && 1 / 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input logic id_2,
    output wand id_3
);
  assign id_3 = {1{id_1}};
  module_0(
      id_1, id_0, id_3, id_1, id_1, id_3
  );
  reg id_5;
  always id_5 = #1 id_2;
endmodule
