#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fe6b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe6d00 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1fcfd50 .functor NOT 1, L_0x2027330, C4<0>, C4<0>, C4<0>;
L_0x2027180 .functor XOR 10, L_0x2026fb0, L_0x20270e0, C4<0000000000>, C4<0000000000>;
L_0x2027290 .functor XOR 10, L_0x2027180, L_0x20271f0, C4<0000000000>, C4<0000000000>;
v0x2023370_0 .net *"_ivl_10", 9 0, L_0x20271f0;  1 drivers
v0x2023470_0 .net *"_ivl_12", 9 0, L_0x2027290;  1 drivers
v0x2023550_0 .net *"_ivl_2", 9 0, L_0x2026f10;  1 drivers
v0x2023610_0 .net *"_ivl_4", 9 0, L_0x2026fb0;  1 drivers
v0x20236f0_0 .net *"_ivl_6", 9 0, L_0x20270e0;  1 drivers
v0x2023820_0 .net *"_ivl_8", 9 0, L_0x2027180;  1 drivers
v0x2023900_0 .var "clk", 0 0;
v0x20239a0_0 .net "in", 3 0, v0x20209f0_0;  1 drivers
v0x2023a40_0 .net "out_any_dut", 3 1, L_0x2025c00;  1 drivers
v0x2023b00_0 .net "out_any_ref", 3 1, L_0x1fd0310;  1 drivers
v0x2023bd0_0 .net "out_both_dut", 2 0, L_0x20250c0;  1 drivers
v0x2023ca0_0 .net "out_both_ref", 2 0, L_0x1fd0040;  1 drivers
v0x2023d70_0 .net "out_different_dut", 3 0, L_0x2026510;  1 drivers
v0x2023e40_0 .net "out_different_ref", 3 0, L_0x1fd0560;  1 drivers
v0x2023f10_0 .var/2u "stats1", 287 0;
v0x2023fd0_0 .var/2u "strobe", 0 0;
v0x2024090_0 .net "tb_match", 0 0, L_0x2027330;  1 drivers
v0x2024160_0 .net "tb_mismatch", 0 0, L_0x1fcfd50;  1 drivers
v0x2024200_0 .net "wavedrom_enable", 0 0, v0x2020b50_0;  1 drivers
v0x20242d0_0 .net "wavedrom_title", 511 0, v0x2020bf0_0;  1 drivers
E_0x1fe0850/0 .event negedge, v0x2020930_0;
E_0x1fe0850/1 .event posedge, v0x2020930_0;
E_0x1fe0850 .event/or E_0x1fe0850/0, E_0x1fe0850/1;
L_0x2026f10 .concat [ 4 3 3 0], L_0x1fd0560, L_0x1fd0310, L_0x1fd0040;
L_0x2026fb0 .concat [ 4 3 3 0], L_0x1fd0560, L_0x1fd0310, L_0x1fd0040;
L_0x20270e0 .concat [ 4 3 3 0], L_0x2026510, L_0x2025c00, L_0x20250c0;
L_0x20271f0 .concat [ 4 3 3 0], L_0x1fd0560, L_0x1fd0310, L_0x1fd0040;
L_0x2027330 .cmp/eeq 10, L_0x2026f10, L_0x2027290;
S_0x1fe6e90 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1fe6d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1fd0040 .functor AND 3, L_0x20243d0, L_0x2024470, C4<111>, C4<111>;
L_0x1fd0310 .functor OR 3, L_0x2024600, L_0x20246a0, C4<000>, C4<000>;
L_0x1fd0560 .functor XOR 4, v0x20209f0_0, L_0x2024af0, C4<0000>, C4<0000>;
v0x1fcf540_0 .net *"_ivl_1", 2 0, L_0x20243d0;  1 drivers
v0x1fcf880_0 .net *"_ivl_13", 0 0, L_0x2024860;  1 drivers
v0x1fcfb50_0 .net *"_ivl_15", 2 0, L_0x2024a10;  1 drivers
v0x1fcfe60_0 .net *"_ivl_16", 3 0, L_0x2024af0;  1 drivers
v0x1fd0150_0 .net *"_ivl_3", 2 0, L_0x2024470;  1 drivers
v0x1fd0420_0 .net *"_ivl_7", 2 0, L_0x2024600;  1 drivers
v0x1fd0630_0 .net *"_ivl_9", 2 0, L_0x20246a0;  1 drivers
v0x201fd00_0 .net "in", 3 0, v0x20209f0_0;  alias, 1 drivers
v0x201fde0_0 .net "out_any", 3 1, L_0x1fd0310;  alias, 1 drivers
v0x201ff50_0 .net "out_both", 2 0, L_0x1fd0040;  alias, 1 drivers
v0x2020030_0 .net "out_different", 3 0, L_0x1fd0560;  alias, 1 drivers
L_0x20243d0 .part v0x20209f0_0, 0, 3;
L_0x2024470 .part v0x20209f0_0, 1, 3;
L_0x2024600 .part v0x20209f0_0, 0, 3;
L_0x20246a0 .part v0x20209f0_0, 1, 3;
L_0x2024860 .part v0x20209f0_0, 0, 1;
L_0x2024a10 .part v0x20209f0_0, 1, 3;
L_0x2024af0 .concat [ 3 1 0 0], L_0x2024a10, L_0x2024860;
S_0x2020190 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1fe6d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2020930_0 .net "clk", 0 0, v0x2023900_0;  1 drivers
v0x20209f0_0 .var "in", 3 0;
v0x2020ab0_0 .net "tb_match", 0 0, L_0x2027330;  alias, 1 drivers
v0x2020b50_0 .var "wavedrom_enable", 0 0;
v0x2020bf0_0 .var "wavedrom_title", 511 0;
E_0x1fe03e0 .event posedge, v0x2020930_0;
E_0x1fe0cd0 .event negedge, v0x2020930_0;
S_0x2020430 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2020190;
 .timescale -12 -12;
v0x2020630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2020730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2020190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2020dc0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1fe6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1fe7ad0 .functor AND 1, L_0x2024cd0, L_0x2024d70, C4<1>, C4<1>;
L_0x1ff8890 .functor AND 1, L_0x2024eb0, L_0x2024f50, C4<1>, C4<1>;
L_0x1ff8900 .functor AND 1, L_0x2025250, L_0x2025330, C4<1>, C4<1>;
L_0x2025860 .functor OR 1, L_0x20256d0, L_0x20257c0, C4<0>, C4<0>;
L_0x2025b40 .functor OR 1, L_0x20259a0, L_0x2025aa0, C4<0>, C4<0>;
L_0x2025d90 .functor OR 1, L_0x2025e00, L_0x2025ea0, C4<0>, C4<0>;
L_0x20262c0 .functor XOR 1, L_0x20260f0, L_0x2026190, C4<0>, C4<0>;
L_0x20265b0 .functor XOR 1, L_0x20263d0, L_0x2026470, C4<0>, C4<0>;
L_0x2026900 .functor XOR 1, L_0x2026710, L_0x20267b0, C4<0>, C4<0>;
L_0x2026d50 .functor XOR 1, L_0x2026b50, L_0x2026cb0, C4<0>, C4<0>;
v0x2021030_0 .net *"_ivl_11", 0 0, L_0x2024eb0;  1 drivers
v0x2021110_0 .net *"_ivl_13", 0 0, L_0x2024f50;  1 drivers
v0x20211f0_0 .net *"_ivl_14", 0 0, L_0x1ff8890;  1 drivers
v0x20212e0_0 .net *"_ivl_20", 0 0, L_0x2025250;  1 drivers
v0x20213c0_0 .net *"_ivl_22", 0 0, L_0x2025330;  1 drivers
v0x20214f0_0 .net *"_ivl_23", 0 0, L_0x1ff8900;  1 drivers
v0x20215d0_0 .net *"_ivl_28", 0 0, L_0x20256d0;  1 drivers
v0x20216b0_0 .net *"_ivl_3", 0 0, L_0x2024cd0;  1 drivers
v0x2021790_0 .net *"_ivl_30", 0 0, L_0x20257c0;  1 drivers
v0x2021900_0 .net *"_ivl_31", 0 0, L_0x2025860;  1 drivers
v0x20219e0_0 .net *"_ivl_36", 0 0, L_0x20259a0;  1 drivers
v0x2021ac0_0 .net *"_ivl_38", 0 0, L_0x2025aa0;  1 drivers
v0x2021ba0_0 .net *"_ivl_39", 0 0, L_0x2025b40;  1 drivers
v0x2021c80_0 .net *"_ivl_45", 0 0, L_0x2025e00;  1 drivers
v0x2021d60_0 .net *"_ivl_47", 0 0, L_0x2025ea0;  1 drivers
v0x2021e40_0 .net *"_ivl_48", 0 0, L_0x2025d90;  1 drivers
v0x2021f20_0 .net *"_ivl_5", 0 0, L_0x2024d70;  1 drivers
v0x2022000_0 .net *"_ivl_53", 0 0, L_0x20260f0;  1 drivers
v0x20220e0_0 .net *"_ivl_55", 0 0, L_0x2026190;  1 drivers
v0x20221c0_0 .net *"_ivl_56", 0 0, L_0x20262c0;  1 drivers
v0x20222a0_0 .net *"_ivl_6", 0 0, L_0x1fe7ad0;  1 drivers
v0x2022380_0 .net *"_ivl_61", 0 0, L_0x20263d0;  1 drivers
v0x2022460_0 .net *"_ivl_63", 0 0, L_0x2026470;  1 drivers
v0x2022540_0 .net *"_ivl_64", 0 0, L_0x20265b0;  1 drivers
v0x2022620_0 .net *"_ivl_69", 0 0, L_0x2026710;  1 drivers
v0x2022700_0 .net *"_ivl_71", 0 0, L_0x20267b0;  1 drivers
v0x20227e0_0 .net *"_ivl_72", 0 0, L_0x2026900;  1 drivers
v0x20228c0_0 .net *"_ivl_78", 0 0, L_0x2026b50;  1 drivers
v0x20229a0_0 .net *"_ivl_80", 0 0, L_0x2026cb0;  1 drivers
v0x2022a80_0 .net *"_ivl_81", 0 0, L_0x2026d50;  1 drivers
v0x2022b60_0 .net "in", 3 0, v0x20209f0_0;  alias, 1 drivers
v0x2022c20_0 .net "out_any", 3 1, L_0x2025c00;  alias, 1 drivers
v0x2022d00_0 .net "out_both", 2 0, L_0x20250c0;  alias, 1 drivers
v0x2022ff0_0 .net "out_different", 3 0, L_0x2026510;  alias, 1 drivers
L_0x2024cd0 .part v0x20209f0_0, 0, 1;
L_0x2024d70 .part v0x20209f0_0, 3, 1;
L_0x2024eb0 .part v0x20209f0_0, 1, 1;
L_0x2024f50 .part v0x20209f0_0, 0, 1;
L_0x20250c0 .concat8 [ 1 1 1 0], L_0x1fe7ad0, L_0x1ff8890, L_0x1ff8900;
L_0x2025250 .part v0x20209f0_0, 2, 1;
L_0x2025330 .part v0x20209f0_0, 1, 1;
L_0x20256d0 .part v0x20209f0_0, 2, 1;
L_0x20257c0 .part v0x20209f0_0, 3, 1;
L_0x20259a0 .part v0x20209f0_0, 1, 1;
L_0x2025aa0 .part v0x20209f0_0, 0, 1;
L_0x2025c00 .concat8 [ 1 1 1 0], L_0x2025b40, L_0x2025860, L_0x2025d90;
L_0x2025e00 .part v0x20209f0_0, 0, 1;
L_0x2025ea0 .part v0x20209f0_0, 3, 1;
L_0x20260f0 .part v0x20209f0_0, 0, 1;
L_0x2026190 .part v0x20209f0_0, 3, 1;
L_0x20263d0 .part v0x20209f0_0, 1, 1;
L_0x2026470 .part v0x20209f0_0, 0, 1;
L_0x2026710 .part v0x20209f0_0, 2, 1;
L_0x20267b0 .part v0x20209f0_0, 1, 1;
L_0x2026510 .concat8 [ 1 1 1 1], L_0x20262c0, L_0x20265b0, L_0x2026900, L_0x2026d50;
L_0x2026b50 .part v0x20209f0_0, 3, 1;
L_0x2026cb0 .part v0x20209f0_0, 0, 1;
S_0x2023150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1fe6d00;
 .timescale -12 -12;
E_0x1fc8a20 .event anyedge, v0x2023fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2023fd0_0;
    %nor/r;
    %assign/vec4 v0x2023fd0_0, 0;
    %wait E_0x1fc8a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2020190;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe0cd0;
    %wait E_0x1fe03e0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe03e0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe03e0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe03e0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe03e0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe0cd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2020730;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x20209f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fe0cd0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x20209f0_0, 0;
    %wait E_0x1fe03e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x20209f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fe6d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2023900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2023fd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fe6d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2023900_0;
    %inv;
    %store/vec4 v0x2023900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fe6d00;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2020930_0, v0x2024160_0, v0x20239a0_0, v0x2023ca0_0, v0x2023bd0_0, v0x2023b00_0, v0x2023a40_0, v0x2023e40_0, v0x2023d70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fe6d00;
T_7 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fe6d00;
T_8 ;
    %wait E_0x1fe0850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2023f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
    %load/vec4 v0x2024090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2023f10_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2023ca0_0;
    %load/vec4 v0x2023ca0_0;
    %load/vec4 v0x2023bd0_0;
    %xor;
    %load/vec4 v0x2023ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x2023b00_0;
    %load/vec4 v0x2023b00_0;
    %load/vec4 v0x2023a40_0;
    %xor;
    %load/vec4 v0x2023b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x2023e40_0;
    %load/vec4 v0x2023e40_0;
    %load/vec4 v0x2023d70_0;
    %xor;
    %load/vec4 v0x2023e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x2023f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2023f10_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter4/response2/top_module.sv";
