# ece241_Verilog
This repository contains verilog code/modules for the following:

1. AddressDecoder.v -> 3 address lines, 2^3 output lines
2.
