<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_sysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__sysctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_sysctl.h - Macros used when accessing the system control hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SYSCTL_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SYSCTL_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the System Control register addresses.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5edf22a6ff060d03941c304b59f0356c">   46</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0             0x400FE000  // Device Identification 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae38a424f0c881dab2d160d1e0a9a6131">   47</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1             0x400FE004  // Device Identification 1</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3fd602f9f4366b7cd066c89f56403052">   48</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL          0x400FE038  // Power-Temp Brown Out Control</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1c81f0f10746ec3948b6f46b4d06583f">   49</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a846407f0f364f2507891553773c77d19">   50</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">   51</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab6b8c95db38367853b060f1c7fa53121">   53</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC             0x400FE05C  // Reset Cause</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affb5c3022c06d0f2f14188eb6c819548">   54</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC            0x400FE060  // Power-Temperature Cause</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2edf1bf1842cd39e6df633710485d1b6">   55</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC             0x400FE064  // NMI Cause Register</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25e07d3c958f6bac10d5a290d57bfae8">   56</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">   57</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG         0x400FE0B0  // Run and Sleep Mode Configuration</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ded1e08fac09568fbe21641faa964b2">   59</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0          0x400FE0C0  // Memory Timing Parameter Register</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// 0 for Main Flash and EEPROM</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a51c1ad20cdc6c1eded606b1d42b4ab6c">   61</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG        0x400FE138  // Alternate Clock Configuration</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a68c7187602ac287437278b7680d80ed1">   62</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b9b05995b84bd6156d34d9e4383ab19">   63</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG         0x400FE144  // Deep Sleep Clock Configuration</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0477a1b414c4e90b5e8cc98e7fd5bb20">   65</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK          0x400FE148  // Divisor and Source Clock</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// Configuration</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6daeba541534e298f90efd0f35b8b5c8">   67</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP          0x400FE14C  // System Properties</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a250323d022f46409e1d0f58a3e953f8a">   68</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// Calibration</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#accae2718c49e898e670929411106fddc">   70</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// Statistics</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">   72</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">   73</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a22dba56588d81f1db2a533a89128eb89">   74</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aac24e047d3d3e2d2a69c522910ba1bb2">   75</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG        0x400FE188  // Sleep Power Configuration</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e21c2b8e869e86658fcc4b44c81ac7b">   76</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG       0x400FE18C  // Deep-Sleep Power Configuration</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4f95e0f1f5a6afbc6001d44abd5740b">   77</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc6f19c1586c2dca83f78a05a973bdd0">   78</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9901021480b8a0d11c504478aee7b78d">   79</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL         0x400FE1B4  // LDO Sleep Power Control</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8e591fe4a8479f685feffa427bcc9ad">   80</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL         0x400FE1BC  // LDO Deep-Sleep Power Control</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90b98f564be713b6c62f163f94bc357c">   81</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL      0x400FE1D8  // Reset Behavior Control Register</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a84920462dea5215cd79aeef2627c5475">   82</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR             0x400FE1F4  // Hardware System Service Request</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a4c3f3d36b65b83aefdd257b57b5f3c">   83</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS           0x400FE280  // USB Power Domain Status</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a668438e7bdf39d43025dd358febf1cc1">   84</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC           0x400FE284  // USB Memory Power Control</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affbdfdb0dfbc3c0f3de9732de6f4e55a">   85</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS          0x400FE288  // Ethernet MAC Power Domain Status</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3580a8da7b7e098217c05a08af9d93c">   86</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC          0x400FE28C  // Ethernet MAC Memory Power</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a968cd86d5fc317106cf70e4302af8a62">   88</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC           0x400FE294  // LCD Memory Power Control</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1efbf63d9e8aff1b23bce262faef97db">   89</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aadcd15bb3c76427ca5cc1527fc986c15">   91</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER          0x400FE304  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3955755f8969bdb31e8a6120e3858947">   93</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a894da3bc3acb2228e6885633818452b1">   95</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a281f08facdc1d4917c92526b0a8b3c1a">   97</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPI            0x400FE310  // EPI Peripheral Present</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c4439eec911da39692e2eca91ad133e">   98</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aafabd906ed5f891d6c2850ac476a8855">   99</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9d6cd0bb2d9ce4370183ccdf3a0d0f29">  102</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b3c3f57adcf2c1ad7078338ba1917bf">  104</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b4d83e2f9614143848a83cb2e98d45e">  106</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2550b716e9a75219d62d2d2a2c500077">  108</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPHY           0x400FE330  // Ethernet PHY Peripheral Present</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ed5cfe445620462380d37ae203af89b">  109</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33d54fad389634e98f72b7d0c08aea27">  111</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6628dce9c865dbd404cc128cfc4118b8">  113</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae7f36b9ab7e2fd3407fc126a4de3cccb">  115</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a632d7f025208b96eb7f076792f4b69">  117</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeabdb669aa33e8b4d567f04f6881739">  119</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5ac55f66bfa15f1ec68fcb3886f2fc5">  120</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCCM            0x400FE374  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// Peripheral Present</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aac13e5077e686dc6b36fab9802d51be2">  122</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPLCD            0x400FE390  // LCD Peripheral Present</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a31dd2e800caf7462b79c3b555232ae52">  123</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPOWIRE          0x400FE398  // 1-Wire Peripheral Present</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1bc5fa7b5c85e02593b3e137c49b297">  124</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEMAC           0x400FE39C  // Ethernet MAC Peripheral Present</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae52f07e6026cdffcfbb66c7e949254d0">  125</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c76a8ca571ad439072226ae778731d2">  126</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER          0x400FE504  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c0070136c26a60db90b69c8a36d55f1">  128</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a85fc6d04e544c769ef810f4b20335e62">  130</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae604faefd0e2bfe367f16132a08d8195">  132</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPI            0x400FE510  // EPI Software Reset</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc341b62d00a679132decfb16b08abb2">  133</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad1cc563458c06d54fd6ad1a005f5136d">  134</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// Receiver/Transmitter Software</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8957ae37f65450d5eeb330dbba058fbe">  137</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb38bc82810ceb53602fbd9315d600bf">  139</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6c69bc3b36566ab6b64e00bff1b2c8a">  141</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a4d3b2b4aece470ef11e7a14d635003">  143</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPHY           0x400FE530  // Ethernet PHY Software Reset</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae0cf4514b7157ff3581048b8f4f7afae">  144</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96f2718fb61767be5ce86c5156b4be76">  146</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9cc6e115d1a61a43e522f8ee98c8cd42">  148</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c75e336111c2f7be84e3d946070eaf5">  149</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87306cd6fd517cdff582c1ac03317e06">  151</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39d9833a54e27edd54148e774f7f8140">  153</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a339363d9d18149d93fb5f1ee60c42616">  154</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCCM            0x400FE574  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2587d0cf6963889e1c5914b3132148ea">  156</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRLCD            0x400FE590  // LCD Controller Software Reset</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e5912aef738d9df5a77a1e2df599bcb">  157</a></span>&#160;<span class="preprocessor">#define SYSCTL_SROWIRE          0x400FE598  // 1-Wire Software Reset</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f938a47cad8afddd2f7db783e2a3e02">  158</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREMAC           0x400FE59C  // Ethernet MAC Software Reset</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7fb6c282f04b8c0049a9a37b3c31ffde">  159</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2a17a27f27095d9183b01b62f4b6595">  161</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER        0x400FE604  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8af77153922a20e34a61458fe52a01a4">  163</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63b94e1ee057d847a3b743d2225b30c8">  165</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a489d457f99946113936a6b41b30dbf18">  167</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPI          0x400FE610  // EPI Run Mode Clock Gating</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad18dd4000352df15f7747be4b2b26dd1">  169</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad6dab476e4bdc0c7a076aeb076824c7a">  171</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// Receiver/Transmitter Run Mode</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9ab60781683a7d1034bc15d6580be9d">  174</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa89f93f8b0550662977d2042ca3763a6">  176</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b4a22e34f60aa16590503bd28142e93">  178</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6701305d07374eebf3445fcc2466c4d7">  180</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPHY         0x400FE630  // Ethernet PHY Run Mode Clock</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5887eadb4604a6652da75d2da21704fe">  182</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a370831e771886d3f1f55032fc3f68ac4">  184</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a939c17fa3fd86b64ff052438913e1852">  186</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab690911dbceaab7546c4e29285215005">  188</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a475582de09fc682400a2851e9487f84c">  190</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb6f19b04e5d634d7b77050c9974cd00">  192</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a61c9f87164cc02a12e24ae2a65777d95">  194</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCCM          0x400FE674  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04ca4fa9e184c661a660da215bacbb86">  196</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLCD          0x400FE690  // LCD Controller Run Mode Clock</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8cae712b24179fd71c57097bb2b33580">  198</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCOWIRE        0x400FE698  // 1-Wire Run Mode Clock Gating</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6b5335a470c43455f88ec78e0e1bd3d">  200</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEMAC         0x400FE69C  // Ethernet MAC Run Mode Clock</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afececbf0e6767bb73907652f4fe917b1">  202</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21e1a44ea9d264cb32e3635022a2df7e">  204</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER        0x400FE704  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aebf3e2e2e2282562e8a5db6e2523f4a6">  206</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae538e8bc54cd976ce5fc19175077a417">  208</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f2fecdadb023d914314489ed8c28b36">  210</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPI          0x400FE710  // EPI Sleep Mode Clock Gating</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac5c80a3adce209fa73b22b617dc3c4ef">  212</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab775e111e8f836f33fe305991d248a09">  214</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// Receiver/Transmitter Sleep Mode</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab153bbf9505acdf02e6edb0a7c628370">  217</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32248274bb68b0db5373fd906c87e1f6">  219</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6968f26f5c99c0bae49a8dc8cab49c26">  221</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afac19045a6780aea423b7acbeda0bb28">  223</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPHY         0x400FE730  // Ethernet PHY Sleep Mode Clock</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acb97dbf5e9f92b919853903369364329">  225</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3c720bebe058ac6cc7509f01b6af037">  227</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a747164418de6ef193383a654d6928a21">  229</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acccb6cd8b29fbbbc4b992d9b0cbabdc5">  231</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af0cc1ea315d6f1d229c44995d513098b">  233</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7276e913a291bc59d4fe4567df87374e">  235</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa7e1f7146a802608edbe6031c9d9ee7a">  237</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCCM          0x400FE774  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b3b763339aaf4aa9653e47a5300a0b2">  239</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLCD          0x400FE790  // LCD Controller Sleep Mode Clock</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac9c9482aae2da35debf05c83c71163e1">  241</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCOWIRE        0x400FE798  // 1-Wire Sleep Mode Clock Gating</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c328cc1bcdad34475664d94b0bce7b8">  243</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEMAC         0x400FE79C  // Ethernet MAC Sleep Mode Clock</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3feb68760536b91d6692fb33f852b0a6">  245</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d041d9c90f92c684c4a94c671ae6a7d">  247</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER        0x400FE804  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28485c0da92d2cfe63d28828acc9d738">  250</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae95030f6b3efd410b411ac692b91b125">  253</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abde1d7c2f7c0cabd47250004643ca715">  256</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPI          0x400FE810  // EPI Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6881bf890b30baf274a7612f8bc6ef5">  258</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7a752c2bea315fb46115e1e26ccd01a6">  260</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// Receiver/Transmitter Deep-Sleep</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb9d58b230ec70a87d1cce3bb4881e34">  263</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e80aa32ef1f2784611f99e0272d47f0">  266</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a40dad8c00b7c7da2edc386fb22cef20a">  269</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ef252bcee7452b61dfc12961705ca05">  271</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPHY         0x400FE830  // Ethernet PHY Deep-Sleep Mode</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe1b1a21bc6e8d51d14720473baa7498">  273</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5ac513e510f39d285a9450e3edb3036">  276</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a755efcbb2b5fbfbbec6a7b0bd0f617e0">  279</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a161b9a5692a946c4e523d0e2af5e3768">  281</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33ce68cc9b4d5d1166336e6ef3399529">  283</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a280dc3868cf374a65e7e20d5a94d6cda">  286</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5f2ed1e0d14ad50ce3cd8ac30e0cd94b">  288</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCCM          0x400FE874  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a6de4989c3334b4adeab04c9b755052">  291</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLCD          0x400FE890  // LCD Controller Deep-Sleep Mode</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac65bf66a967c421bdd7511be747cd1df">  293</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCOWIRE        0x400FE898  // 1-Wire Deep-Sleep Mode Clock</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62c86001e795954aff55cb61e8e81aa3">  295</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEMAC         0x400FE89C  // Ethernet MAC Deep-Sleep Mode</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab555079e150ba79a9892f4ff9f226808">  297</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94b5cc5ed0fe705eeba4c7d1563360bf">  298</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER          0x400FE904  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a719cacaeb3d70ad70a9e8762b5855424">  300</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adbf2a2ff17b3a4b69701d0390207748c">  302</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5556a4fe3c95fe5799b0a2dedb6965ad">  304</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPI            0x400FE910  // External Peripheral Interface</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac15a7a98a2d1f3e76566d8df6a837a66">  306</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a290e896432a2cd976e418fc6aee7f125">  307</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// Receiver/Transmitter Power</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acbbf39370be9cde46ac48425857efa60">  310</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a980b164bec23765a646c1c65b31b3214">  312</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa34fe7b701a6fca664747165235bca19">  314</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a056545552845d0289399e867e379a922">  316</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPHY           0x400FE930  // Ethernet PHY Power Control</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a279a20599ebf0015115e302556833ed7">  317</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af0a233c096c2dc7421be6ee85259ada0">  319</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21465722a5a1bb8ff22f282cfb8ad593">  321</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a369078e851f01420b0ffaae3d6adf514">  322</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94e101080d4a7eb5b8e03329a4ab532f">  324</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0b43263581cdb9ab1a927b23071c86a3">  326</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf8dbf704053e607f293c905cd4be73a">  327</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCCM            0x400FE974  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5c869dc61329b9ac6bd1a15a6ffa9f00">  329</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLCD            0x400FE990  // LCD Controller Power Control</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9de7c12f189914b5e7458bd5114ee694">  330</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCOWIRE          0x400FE998  // 1-Wire Power Control</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a94b1ab6c7e30f9cf1b9f3330e50f305e">  331</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEMAC           0x400FE99C  // Ethernet MAC Power Control</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a900c50df903fd51991022c9cc9f7076c">  332</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab858a6231af82b2258787ef5cfe53732">  333</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER          0x400FEA04  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1bed14a3a8eed561aea3e5c84c40b9b">  335</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0837b1f4fab2e15dd731cf2d1606c498">  337</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab8f5dccaf7ed95802c8081b822b8067b">  339</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPI            0x400FEA10  // EPI Peripheral Ready</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac07b587d02a1ace8b61991a6f30842a5">  340</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac949c8408d49d794e49ba2b16441b7f1">  341</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// Receiver/Transmitter Peripheral</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ec3fed2ee8b70aa37db0ae2841aa8d5">  344</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae4c8cb028475676d356e3ef9a07dcdc3">  346</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae70bb6bf8e20657594f5b6373e193a55">  348</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac4a5d046204753f48d84d1acf18d99c2">  350</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPHY           0x400FEA30  // Ethernet PHY Peripheral Ready</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab48eb50560f5b6b458be977397714f49">  351</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba3f1792eb395a0f8b38d4c961e2a59d">  353</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8ba78c3d6d3a656e5a138c4d5db056e">  355</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac5755edacae296f8e5d4627e1315a057">  357</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aba3ff5073c7fc9d81a5ffdbe432efd41">  359</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72036e113c08ca9ae659b53783fd05ee">  361</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a043f60986ec5144dbb62a167b55d50b3">  362</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCCM            0x400FEA74  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a212b5fc67167b99b8d9fd1555655602a">  364</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRLCD            0x400FEA90  // LCD Controller Peripheral Ready</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c4c485fdf728cd3aeb52402e977ead5">  365</a></span>&#160;<span class="preprocessor">#define SYSCTL_PROWIRE          0x400FEA98  // 1-Wire Peripheral Ready</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a717d63e1d283ce4356e26b3b31c49dfe">  366</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREMAC           0x400FEA9C  // Ethernet MAC Peripheral Ready</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa14e7a5fbffce53f7b7c5c1554de96b4">  367</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID0        0x400FEF20  // Unique ID 0</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9845af623b317b543da9b5ef8e2e290">  368</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID1        0x400FEF24  // Unique ID 1</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a161233fc2c21a812efb189c37f8707">  369</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID2        0x400FEF28  // Unique ID 2</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a464654735cb68ef6a87f06cf0e684815">  370</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID3        0x400FEF2C  // Unique ID 3</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// #define SYSCTL_CCMCGREQ         0x44030204  // Cryptographic Modules Clock</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//                                             // Gating Request</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab466336c0cd87c6913afb9f7a2878ec4">  379</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62328c1b77cc83d0a61c8c5f2733e097">  380</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// register format.</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81456ae326990b64237ef22141db4659">  382</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8158020e6026be0d46babdaa194d34d2">  383</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_MSP432E4                                            \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">                                0x000C0000  // MSP432E4 microcontrollers</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9a94a6962fb6c0f3199f28564b9fefe6">  385</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a922bcf92bc6cfad3ed08bc94e18b2b72">  386</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a77bc08fc8d5743cde824ecb95d316003">  387</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a829ce1c125c9b97aa2617ab664800fc7">  389</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1acdadb2a6c5bdb077fac43df32c0d10">  391</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37493d8ad10950c13d0d587a15034329">  392</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <span class="comment">// revision update</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a64a98a7ad6468fa2d577d1f7db9c1ce7">  394</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b6c1995b698148675d0193b62163c55">  395</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac52df887e1d6c1af874cffd48b06112b">  402</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa641d2046d97b71e8f4fa25935a8eab5">  403</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af86162b6517b4c2c24a689c63c4cac00">  404</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_MSP432E4                                              \</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">                                0x00000000  // MSP432E4 family of</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// microcontollers</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4a0bb81debc66dbcc0ac9cdb319f181">  407</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33e83bcb3a4bb339935af82ff13cfadd">  408</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_MSP432E401Y                                         \</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">                                0x002D0000  // MSP432E401Y</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5bd85122af2fb9ec19ea14654c0e51c1">  410</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_MSP432E411Y                                         \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                0x00320000  // MSP432E411Y</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35582f0d2a4df6194ccc26f8c271f820">  412</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab3ea8cc114aff1456827ae557dc9f84e">  413</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b9085e3e906fab85886e30116d34888">  414</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_212  0x0000E000  // 212-pin BGA package</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a369d314444e620e38e419af113ad8ad3">  415</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35e6bdec374a55d78ef775b4381331a4">  416</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97413308c62b66006ce9bf907f2cd13f">  417</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af8f7a29630c2348a41bb4fa37478c99b">  418</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e7a8a64adaeaf3bd7fa7ed6bc89f781">  419</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                            <span class="comment">// temperature range (-40C to 85C)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                            <span class="comment">// and extended temperature range</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// (-40C to 105C) devices. See</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeb9aa9f7722e844f027aff7ddecc3c5">  423</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad375249744fbfa25f6b1514dd9505bee">  424</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1883c4b05238910aebe405d2b58a3db0">  425</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0ae95623f9e30aea72f842faf4be39e">  426</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7e4807a32d7d941036bb0dce3b8238e">  427</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac6005afac3da615ffcca03df1afaf7a4">  428</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad9eecfc144c66f6039b0284704c8dafd">  429</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae54d440217054f9ea8f6eb8842a4ca9f">  430</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PTBOCTL register.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae12284c8a693ac5b966a99d0eeaca6ac">  437</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                            \</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">                                0x00000300  // VDDA under BOR Event Action</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acc9661a6cd400990a2147abd5ffc20f0">  439</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                         \</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">                                0x00000000  // No Action</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac3bbb4a2dc7774815a15ef9dd436687c">  441</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                       \</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">                                0x00000100  // System control interrupt</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a34ec5ce38dfbe3da4fd2c506e83679a1">  443</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                          \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                                0x00000200  // NMI</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a47a5d09cad7af1630ff078880b30674b">  445</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                          \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">                                0x00000300  // Reset</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa5f73e06cc09555ee4118fe6ed77d3af">  447</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_M                                             \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">                                0x00000003  // VDD (VDDS) under BOR Event</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                            <span class="comment">// Action</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7a574b7aace39cdaa486fec3ab2afe95">  450</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                          \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">                                0x00000000  // No Action</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e868f34fd54868129f45f5338479e9f">  452</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                        \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">                                0x00000001  // System control interrupt</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb832aa5a5a55c3720abd040448ddf93">  454</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                           \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">                                0x00000002  // NMI</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b84704323e8fcf545f47c0da4e10bce">  456</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                           \</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">                                0x00000003  // Reset</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab0bfa3bae579b53620e5c32eeea9754c">  464</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4b46aa0c168f00095a5a4994467c539">  466</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a043a18036c8a16fa3c72fc2823af8a5c">  467</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8830434fff930be690343b1a506c5802">  469</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e9e13a620e765e7736850ab7679eefc">  477</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af73977c87d091aa6159296f472745bf1">  478</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54fa62dfa94ad6fe4cf33584b92b1840">  479</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e2b48e339478299a6d07294ca3979bf">  481</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46">  488</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a393020f45f93446f69823444302de1b4">  490</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1cd11060075cd940baa520848f9092d8">  491</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab3ca5b7ac46ab12145d4f7f2d29cc0bd">  493</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a78a489a3461f0a1030166f2eb457b01a">  500</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7055257bd4a2d54a87f3964b796286f7">  501</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HSSR        0x00001000  // HSSR Reset</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5259680ab0eede32935d6b6ee12744f6">  502</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8083764645fb2f1c454121a9cd6c280">  503</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae5ef0182c55f62f02947303b53f6faea">  504</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a09aa727dc2aff547d05a0acd47b2887a">  505</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e84c488a026bab3831a04c55f3b7f27">  506</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ac589004611f905c614ba65329f91ca">  507</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PWRTC register.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a26fc521d1b1e45904d764e6a7a52bda9">  514</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR  0x00000010  // VDDA Under BOR Status</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe89bb7615dbc7de84cc52a8c8485f4b">  515</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR   0x00000001  // VDD Under BOR Status</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NMIC register.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5facb719a9eb0ca5bc3f428c342a8467">  522</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_MOSCFAIL    0x00010000  // MOSC Failure NMI</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30bb14edaa91cbf72a2ea156cec57be6">  523</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_TAMPER      0x00000200  // Tamper Event NMI</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27709edba364317bf9a64550d44e65a3">  524</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT1        0x00000020  // Watch Dog Timer (WDT) 1 NMI</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d4abcc6b84c76e82d0c3beb7b5d11e4">  525</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT0        0x00000008  // Watch Dog Timer (WDT) 0 NMI</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb4e609a42130dfd0654396f8215457e">  526</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_POWER       0x00000004  // Power/Brown Out Event NMI</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a980f26481f03eb1ae05425821dc181f7">  527</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_EXTERNAL    0x00000001  // External Pin NMI</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae6e8884fee0dd53336ff1d16039642fc">  534</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_OSCRNG   0x00000010  // Oscillator Range</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab179bbf07de9a14680180d927f80bb30">  535</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_PWRDN    0x00000008  // Power Down</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aad290593a7a5690ac2f0515a1ef83cb8">  536</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa7a5cb84236f5c8c176ed467c578dbd2">  537</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a092e760a4bc66d3544f29ff175df9366">  538</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RSCLKCFG</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a320d4b1615bb0535625bc95508f8090f">  546</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_MEMTIMU 0x80000000  // Memory Timing Register Update</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16918678dcf63749488d25c7b1a8c1c5">  547</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_NEWFREQ 0x40000000  // New PLLFREQ Accept</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#addd1e308ba0e77bf8bdbac43086bb55a">  548</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_ACG     0x20000000  // Auto Clock Gating</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a4cd2f1b8e43126380b44f569321236">  549</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_USEPLL  0x10000000  // Use PLL</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2fd8e56d8d617ac113ff8145fc5cc68e">  550</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_M                                              \</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">                                0x0F000000  // PLL Source</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae305421a2d99204a6b53a355b4e315b7">  552</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                          \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC is PLL input clock source</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5cedd49a20397d9a407bc2146ebe6f86">  554</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                           \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                                0x03000000  // MOSC is the PLL input clock</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                            <span class="comment">// source</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2f64a99ff99898ef764e90fb7f4b744a">  557</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_M                                              \</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">                                0x00F00000  // Oscillator Source</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81df0865eb6a0cd2505356ebed046c7d">  559</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                          \</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC is oscillator source</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aac42648f3999f5c1544920a2a1bde84e">  561</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                         \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">                                0x00200000  // LFIOSC is oscillator source</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a533dd46fdc3103682b4c1fd88bc1d37f">  563</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                           \</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">                                0x00300000  // MOSC is oscillator source</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa86a34dfecf1a7dfece6c36161563f15">  565</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                            \</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">                                0x00400000  // Hibernation Module RTC</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// Oscillator (RTCOSC)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e8b21bfa3486207d03e5b9ecad17eaa">  568</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_M                                             \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">                                0x000FFC00  // Oscillator System Clock Divisor</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a84c79546cde10307f87b13c64a675899">  570</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_M                                             \</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">                                0x000003FF  // PLL System Clock Divisor</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a590dacc9fd90f16f71c1fca27e6e5302">  572</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_S                                             \</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">                                10</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96aecbc9a186fe7b2ec9404b28900be4">  574</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_S                                             \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MEMTIM0 register.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a40aee4422ed25247ab3125520b31ec">  582</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_M  0x03C00000  // EEPROM Clock High Time</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad04dac1c6e109bfc22b359ce3c9f0987">  583</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_0_5                                              \</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">                                0x00000000  // 1/2 system clock period</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a28c4e80fc991dcee56cf6656ccb47fcc">  585</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1  0x00400000  // 1 system clock period</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a15fb93afb665ba65736c3b8a8dfa8908">  586</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1_5                                              \</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">                                0x00800000  // 1.5 system clock periods</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a71de1f15f8632a3412741167a92fc565">  588</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2  0x00C00000  // 2 system clock periods</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb01539cad4384afbcd16fed520162eb">  589</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2_5                                              \</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">                                0x01000000  // 2.5 system clock periods</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa0bb11b3b5a2455626e642d15de6fee8">  591</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3  0x01400000  // 3 system clock periods</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8360f8f7610fb8edd8e6fd1b01daec5a">  592</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3_5                                              \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">                                0x01800000  // 3.5 system clock periods</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43ec78532f2d660a68654dcd8f083ba9">  594</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4  0x01C00000  // 4 system clock periods</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeb5153f1c095b08fa071f10c7e2b6d4">  595</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4_5                                              \</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">                                0x02000000  // 4.5 system clock periods</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a036c76013448af439f3c83fb6d99f8b9">  597</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCE     0x00200000  // EEPROM Bank Clock Edge</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a77afa136f94f06c2ac7a45707f6f26f4">  598</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_MB1      0x00100010  // Must be one</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6539cdbe8ebda95c3ee4c6dc2f56d0c5">  599</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_M    0x000F0000  // EEPROM Wait States</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a057a07f739633615cc15804827917896">  600</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_M  0x000003C0  // Flash Bank Clock High Time</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7397f7ca00ba6c3b9920eb6f0d82769f">  601</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_0_5                                              \</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">                                0x00000000  // 1/2 system clock period</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac9942789ae3aa57794c1bf466552fc8b">  603</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1  0x00000040  // 1 system clock period</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace78e93f8f553b88c88aac0e593626d3">  604</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1_5                                              \</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">                                0x00000080  // 1.5 system clock periods</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59719326b79911356319d599a80619d2">  606</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2  0x000000C0  // 2 system clock periods</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88ba0d44923028159185a8954292116d">  607</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2_5                                              \</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">                                0x00000100  // 2.5 system clock periods</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaad4a7293e51ff745f767dd7dbb8cac3">  609</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3  0x00000140  // 3 system clock periods</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2fcea888f3e703ad4d3a639ffae1fb14">  610</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3_5                                              \</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">                                0x00000180  // 3.5 system clock periods</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1400cd2b4cccf53ea2700f54a6941b4a">  612</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4  0x000001C0  // 4 system clock periods</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa84d02ec301c79b8606ce033fcf1283d">  613</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4_5                                              \</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">                                0x00000200  // 4.5 system clock periods</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b9e49abbac627a444b2c645b264412e">  615</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCE     0x00000020  // Flash Bank Clock Edge</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5570afc5410a1b9a298f656e54967677">  616</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_M    0x0000000F  // Flash Wait State</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa5a375e2a2a1bc25a5a25e5064076266">  617</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_S    16</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7a2e9ffc52b97bfc02ad6eb78dbb863">  618</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_S    0</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_ALTCLKCFG</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a36f85a1372ea677c910aea1a1df2d009">  626</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_M                                             \</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">                                0x0000000F  // Alternate Clock Source</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada8c2826c52abd7ed9b27d8436c88ef8">  628</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                         \</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6307a71483ffaefe64769de8d079feaf">  630</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                        \</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">                                0x00000003  // Hibernation Module Real-time</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                            <span class="comment">// clock output (RTCOSC)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad92d81d25396c3751bc841dcdcd71398">  633</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                        \</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">                                0x00000004  // Low-frequency internal</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                            <span class="comment">// oscillator (LFIOSC)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSCLKCFG</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe3637fe8f54d98207e7f304b77c142f">  643</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_PIOSCPD 0x80000000  // PIOSC Power Down</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81a85a9c8f0c88d18e6279b9409572ab">  644</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_MOSCDPD 0x40000000  // MOSC Disable Power Down</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9815df36bb0974b960bb6a2ab79460e5">  645</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                            \</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">                                0x00F00000  // Deep Sleep Oscillator Source</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a06dccb250ffcc143e950ee4cbea5899d">  647</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                        \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">                                0x00000000  // PIOSC</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a96e8e7aa23434a123b688ef9bfc81b99">  649</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                       \</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">                                0x00200000  // LFIOSC</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1eabec8dd7a5a36122afa04f059c22c4">  651</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                         \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                0x00300000  // MOSC</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a959b46bd1cdf3a5ffb8c7028a018079e">  653</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                          \</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">                                0x00400000  // Hibernation Module RTCOSC</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a1bd99b54391fcf79bbb4e43cc0fb09">  655</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                            \</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">                                0x000003FF  // Deep Sleep Clock Divisor</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acad37c0fddfa7f18a50bf83dc86a93c6">  657</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                            \</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DIVSCLK register.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac722d5eb2d8df843388025c2eaa598c3">  665</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_EN       0x80000000  // DIVSCLK Enable</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70432a0b934111308b7b3c4fb1169011">  666</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_M    0x00030000  // Clock Source</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a735bc79458f393d82fea6df8006b553b">  667</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_SYSCLK                                             \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">                                0x00000000  // System Clock</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3452242f80422434bd6f5e9831026d1d">  669</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_PIOSC                                              \</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">                                0x00010000  // PIOSC</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9ffcd8e67ef60f6f9d9e6995c654f22">  671</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_MOSC 0x00020000  // MOSC</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8e9b7b332d5568683c37bcb8067e6c57">  672</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_M    0x000000FF  // Divisor Value</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a449535b4e12ce7bb725e819f5f343113">  673</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_S    0</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23fe88bea7d69df255daedf476353743">  680</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abe8883f93985822cf049113037a37158">  688</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b7490f14b79ecf8591ed125410c3b91">  689</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5">  690</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90a55644ee915ecbec011e27cd7811ba">  691</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad8c57369d862cdcc95680f165bc2c963">  692</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2af2bc00a2a44ac8a7896ebc6607239c">  700</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd">  701</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdf0d5f5291f6b7d90d9e07e51cd6b65">  702</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                            <span class="comment">// attempted</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a21ba5d553e4388eca1e6f889afd5adf6">  704</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                            <span class="comment">// completed to meet 1% accuracy</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d43d2bbf8113c11892d6724160f25a8">  706</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// failed to meet 1% accuracy</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa992d6d3707a3b716b341b2fd94ee829">  708</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afda061fee0d481ac8a52b6cf3c7119a3">  709</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6ae7787ca4296d295cab0c8f32cffc65">  710</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7c2901a94699025653a8f22ed33de653">  718</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_PLLPWR  0x00800000  // PLL Power</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afef9d1e924a08a717cd2a179415f87ee">  719</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a06f10c3bb3998d174a15051fed182d22">  720</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a74a0cb30677d19f64ab7e3f34b093759">  721</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a886a4cecfba3b1123f6d99a6b0312775">  722</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159">  730</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af2b299d2ba238cbead1ac1fdc034e01f">  731</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace8575577d0a4037333a38f97adb9f7b">  732</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">  733</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999">  740</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab67f866ac6fc56594833eeff8707ea88">  748</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abdde4b7921432e10736323ab57c855ed">  750</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56ff14fe15fa0f44a16629b01acc6460">  752</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a95e9f34d65a8e7eb42b886d8b274b557">  754</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac638a8a04f1400788d60654334508564">  756</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbb37a243f5be5239ff3fd50f6ecdfd1">  758</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b61c8fe368735a0536084c82a8e3054">  760</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a11c525a2eb8a123b6fc203b5ddbe0940">  769</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_LDOSM 0x00000200  // LDO Sleep Mode</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e1c3a23e285a35217e632226ef90d0b">  770</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_TSPD  0x00000100  // Temperature Sense Power Down</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7fc23d5eddbfae0d19ab1da6d821870f">  771</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37f3a8da719ec32f05d84166ea1b86cd">  773</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3003961e03ecd775e955790ee2556c92">  775</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#addfc419babba3f8b53e7010db547a07b">  777</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2f52a8afe5fd038125249011c16e02c3">  779</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a294cd130ee909656b572394806404db9">  781</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88d248706f0735eb04aa6edcbaaa67d6">  783</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8148e5b120af0a979d059d9efe1cd047">  791</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// Available</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOSPCTL</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b6105077e80ecfbcf665970eb248018">  800</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a84c856190bf291c358f0b1f8a3cb149f">  801</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a17a48be45f908c45021f5bf640ef58">  802</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af5db851ab9cc1238da874484971ed31f">  804</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a89b9eb06bfb91b3669b61851c2ea2ac3">  806</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62b4819447ca64c5d467357e19910bfc">  808</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1bd5c0a9778948ee6c2f2b28b7a5d962">  810</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac7ed3d3d9caf10ee5269a49cbcbb8615">  812</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59b14745f5f3ac02e10242f5f04c6bb4">  814</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDODPCTL</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a346f22921c3290d2cda7b5e86749de51">  823</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a95e8ab8c0aac9993e0a9d7c5515ee420">  824</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a571ecab472f34af2ff50937d66807310">  825</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af4cc578248a0d958c57f1ab728604a8f">  827</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adcda33f7fdd653caef7d48154f13f8e7">  829</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62f5a8c9edbaff980749d7b8f99811e6">  831</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada21278d48310be3106252fca82b9334">  833</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a092e46905effdef59b8616f8bcaefcec">  835</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adfcc7520e274b6b1b858aa2878f25ccf">  837</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESBEHAVCTL</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59054d4f2d2fd589171891f8495adc50">  846</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_M                                            \</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                                0x000000C0  // Watchdog 1 Reset Operation</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54b9b4d818929410feb3c18361b068e5">  848</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                       \</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">                                0x00000080  // Watchdog 1 issues a system</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad4b7c02897cc6e6dd3bdf61a8cf76f6c">  852</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                          \</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">                                0x000000C0  // Watchdog 1 issues a simulated</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                            <span class="comment">// POR sequence. Application starts</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                            <span class="comment">// less than 500 us after</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                            <span class="comment">// deassertion (Default)</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a059a5b7bd45207a1884736e24c583fc6">  857</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_M                                            \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">                                0x00000030  // Watchdog 0 Reset Operation</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7446669a7e3f70ad288123d74f265428">  859</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                       \</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">                                0x00000020  // Watchdog 0 issues a system</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4abc8a0eba0ce8cb8155a0c09fa5996a">  863</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                          \</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">                                0x00000030  // Watchdog 0 issues a simulated</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                            <span class="comment">// POR sequence. Application starts</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                            <span class="comment">// less than 500 us after</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                            <span class="comment">// deassertion (Default)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a22c8518d7e583c2f8ab62b600290b7">  868</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_M                                              \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                                0x0000000C  // BOR Reset operation</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab192d216738c50b584a492c9863abe66">  870</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                         \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                                0x00000008  // Brown Out Reset issues system</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                                            <span class="comment">// reset. The application starts</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                            <span class="comment">// within 10 us</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4734f9b8c9eb18edaebc38b7514c8896">  874</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_POR                                            \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                0x0000000C  // Brown Out Reset issues a</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// simulated POR sequence. The</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// application starts less than 500</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                                            <span class="comment">// us after deassertion (Default)</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abf23151fd4aff88f35086e0bb4de69c7">  879</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_M                                           \</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">                                0x00000003  // External RST Pin Operation</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e6bb6a88a443e2d7b642f5639f52bff">  881</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                      \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                0x00000002  // External RST assertion issues a</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                            <span class="comment">// system reset. The application</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                                            <span class="comment">// starts within 10 us</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8bedbbb5495c51f4dd246360d37c10bb">  885</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                         \</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                0x00000003  // External RST assertion issues a</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                            <span class="comment">// simulated POR sequence.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// Application starts less than 500</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// us after deassertion (Default)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_HSSR register.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8800449b3d52960d41bb602a9b47d0c1">  896</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_M       0xFF000000  // Write Key</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8d9f231c232aedf89a586227feb4931b">  897</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_M     0x00FFFFFF  // Command Descriptor Pointer</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a251e92a1943a71ed24dac38f75bf6e74">  898</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_S       24</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8d5a1c2814f6ad828950777704e2fd6d">  899</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_S     0</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_USBPDS register.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b369daceb1cb573e8e04f2252a52022">  906</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_M 0x0000000C  // Memory Array Power Status</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c1998afe181c20bccbea84cd7cfcd40">  907</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_OFF                                             \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a4ff7772a307ab4ad1f4db09e714452">  909</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                          \</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                0x00000004  // SRAM Retention</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a27e24bbfe95ab5bd8626d7c401a1163f">  911</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_ON                                              \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                0x0000000C  // Array On</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66f26d807c169f79399782bc7497ab01">  913</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_M 0x00000003  // Power Domain Status</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b839177e53fdd6f2849030f2906823c">  914</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_OFF                                             \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                0x00000000  // OFF</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab40e60bd65516e15fe03e042b1df1041">  916</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_ON                                              \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                                0x00000003  // ON</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_USBMPC register.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0750c1fbb3ee6268b6096c7e03d6d159">  924</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_M  0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aea8ce022860cd4cdb80bef685a335f99">  925</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_OFF                                              \</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33154e76b88f780ec88db8cd180e6ab0">  927</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_RETAIN                                           \</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">                                0x00000001  // SRAM Retention</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abf37e4d43ac178fcbf4814ade67d2637">  929</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_ON 0x00000003  // Array On</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_EMACPDS register.</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e9b465d315948cefc279c240e56c6d7">  936</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_M                                              \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                0x0000000C  // Memory Array Power Status</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae307ec1599a171e2af16adc67cae590c">  938</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_OFF                                            \</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aed61d236a692beafcaec2c3de7c947a4">  940</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_ON                                             \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">                                0x0000000C  // Array On</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae51478d225d835ec933e35a306835675">  942</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_M                                              \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                0x00000003  // Power Domain Status</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a50882c724bb14b22e99bc95d9e3b0d26">  944</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_OFF                                            \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                0x00000000  // OFF</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b70b00727f9f15a67efbb6ab27a0969">  946</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_ON                                             \</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">                                0x00000003  // ON</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_EMACMPC register.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd81d50ad650a925aa0b9709631438ad">  954</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_M 0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e49f63c60619b4dc91cef2ef442d024">  955</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_OFF                                             \</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ac33d3f372d63eadf4687ecca517897">  957</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_ON                                              \</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">                                0x00000003  // Array On</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LCDMPC register.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af1ff33202ccc09892f35d1f84ec7b4ac">  965</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_M  0x00000003  // Memory Array Power Control</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afe678430c56a90acd81a1b2c8a360428">  966</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_OFF                                              \</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">                                0x00000000  // Array OFF</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4703249d25f94714b640a51ee0ab3933">  968</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_ON 0x00000003  // Array On</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90b09c042aa163b6fd24130bcc219996">  975</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aefe18a6378bc7dbe996cfb4b141aa9f8">  976</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae7c950b7bd64ae1a547fa33c92da3e1e">  983</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                                            <span class="comment">// 7 Present</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19d105b398b8a1d013347ed4d32c443c">  985</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                                            <span class="comment">// 6 Present</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e616dac231d29dc5eec3809f5fac803">  987</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                            <span class="comment">// 5 Present</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab5f43b07947974e24e75ad4f02aafd55">  989</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                            <span class="comment">// 4 Present</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99e9455ce0f41b27877c5b841dc1ff27">  991</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                            <span class="comment">// 3 Present</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a35689a7036a5c60fa236779f4b99e9">  993</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                            <span class="comment">// 2 Present</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a34bd26cb33f16716026ff65b753e4f0f">  995</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                                            <span class="comment">// 1 Present</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c7268bb9cc90bccc091c0694fa93c15">  997</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                                            <span class="comment">// 0 Present</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a11937a5c54ec5c676d27d89538a89cfb"> 1005</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P17       0x00020000  // GPIO Port T Present</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acbed48ba3be97d46b67cf5820ea9b39c"> 1006</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P16       0x00010000  // GPIO Port S Present</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa477dc2a0f70c477b633cb7ccc15fc20"> 1007</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P15       0x00008000  // GPIO Port R Present</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a89a3ad1c909f8848d67afaf8e40110c4"> 1008</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9ae02f8727f152fb21b1b0e832a06314"> 1009</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeeb2464d44e406120664cd09084e71dc"> 1010</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6cd47b8a2dd4460cc78014e0119b40b3"> 1011</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac03e0a2d9fadc2adfc4b3a4e714de122"> 1012</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aecca0653da880079821b0a473fdac7fc"> 1013</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab906feed955485d78f466c00efbb92d5"> 1014</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aabb534b05b6f76f494b130745a5be6d2"> 1015</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01c4b5398bb33769ed6f5b3e5566d4fa"> 1016</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8993781f4955434ded871ae139871990"> 1017</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ad16d6b5499f8b9d7c65ffe99094b1d"> 1018</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99038c4b3035c5bd0d7797a25900adf2"> 1019</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a50f39445396c83438145a04395c0d63a"> 1020</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a77a02f715385acfd57c6ccc596016d38"> 1021</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9fe6b0006564455c203d13fca2d55573"> 1022</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a82acc850b9feef3b6be28dc2169f4576"> 1029</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPI register.</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8b9ff972085a3c1e00f0a987dd5356d"> 1036</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPI_P0         0x00000001  // EPI Module Present</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5762a632c4fd05deb673e4c70fd9743e"> 1043</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a271b6af30ea9957d044d30a33e3481f2"> 1050</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01a73b5b0dbc73df47522ed14af940a8"> 1051</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72f24e220af92008979f65456e84b525"> 1052</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3fcbbc4efc2e55b43f54d962163d097"> 1053</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab950d847981f17ff1a31ed11da55d8f1"> 1054</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ce52fbff9a991e371dcbbbaeadc5fbf"> 1055</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc625a060b5e6bab5292765c82918b0b"> 1056</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a36c6ebd93a3f80bfc01bfc304135d054"> 1057</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4c706cf7ec6a7a48507b8eb9b2e534c9"> 1064</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f1fdab57ad36b4ab6e36bbe3b538db1"> 1065</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaaa247b7358ab3079befc87229583761"> 1066</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a002b0792826e7b4a3abe6e9ba3372b7a"> 1067</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a07a588a314e0bfec737974a2a3fbe2a2"> 1074</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P9         0x00000200  // I2C Module 9 Present</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62438f36115f2eec14dca9782c6d9fc2"> 1075</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P8         0x00000100  // I2C Module 8 Present</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a781c99d423240201d2d7f033f4a2a699"> 1076</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P7         0x00000080  // I2C Module 7 Present</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abeff84ac7889e763695668720965842e"> 1077</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P6         0x00000040  // I2C Module 6 Present</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac85a66ab0f6a20895c0d65298ba583ca"> 1078</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2846ad8d11dde92f3eec1955bc2eba0"> 1079</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a706f2b4a0d6cd434889d702f4a30beb9"> 1080</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae1eb35132ccdb6785696993d959997c6"> 1081</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c225306c71e1feb872fbd1a2c17057f"> 1082</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a63155942a08eaa9c6c0aa6877f01a070"> 1083</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9218dc1aef12c45b0e05a40cc6fac1d9"> 1090</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPHY register.</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef1302db575a6f95c59c5127d012127e"> 1097</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPHY_P0        0x00000001  // Ethernet PHY Module Present</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6478853efae0395b5d828c6c67ffd301"> 1104</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d0eb05da4a7c662fca90c1de7c29cb6"> 1105</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a419032dfd46e252d50565ef6702d9c9b"> 1112</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa015cca23323661c419b56d93aeecf6b"> 1113</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a15178cbab6680dc238c96e3073b0f25a"> 1120</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa8e47ff46a3dda6d146257a246c06f7d"> 1127</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24242511c022229ec77abfda543f56e6"> 1128</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abc1d67f361308e3c40fc80cfea59357c"> 1135</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a91a9b7f28cf397efce43af92eeb0aa6e"> 1136</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af99625ed05a7ab6b79ce1086407017bc"> 1144</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCCM register.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3326ef473f5103598c6c531ac645a91f"> 1151</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCCM_P0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLCD register.</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56b6039e42728ea289ef062b5226f410"> 1159</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPLCD_P0         0x00000001  // LCD Module Present</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPOWIRE register.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa95f1afebd2ef15f8d89f61c72d9f0a8"> 1166</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPOWIRE_P0       0x00000001  // 1-Wire Module Present</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEMAC register.</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8fc19aceba6449c2e13aa2ce707e24f8"> 1173</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEMAC_P0        0x00000001  // Ethernet Controller Module</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                            <span class="comment">// Present</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3dd04aa703b5d1e07a3da5710720a28"> 1181</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac8a95b4421eefce752f6678f7ba4bbb8"> 1182</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acff748b6daae09b079b90c2caa5378b2"> 1189</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                            <span class="comment">// 7 Software Reset</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a649f96ae36c45597a24589f7c51f1451"> 1191</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                                            <span class="comment">// 6 Software Reset</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54640bcb92909ae51dce86f9b83dc9c6"> 1193</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                            <span class="comment">// 5 Software Reset</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a685e38eade1ebeccb318600b3ffc5d8b"> 1195</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                            <span class="comment">// 4 Software Reset</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b9be8f7c7971aa7a9346268dcea0b8c"> 1197</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                                            <span class="comment">// 3 Software Reset</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa2b40231ceb109b48d0b79e1b69f075e"> 1199</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                                            <span class="comment">// 2 Software Reset</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae12b1fd5f7bf33ed93aedbe984962ad5"> 1201</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                            <span class="comment">// 1 Software Reset</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0841ae270cc96718f033c5f5669dea69"> 1203</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                            <span class="comment">// 0 Software Reset</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e10f4821f507af1a3b97e52018604e5"> 1211</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R17       0x00020000  // GPIO Port T Software Reset</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23681d275d4dd85f19509ef9aa3b8503"> 1212</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R16       0x00010000  // GPIO Port S Software Reset</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38c7aeeb5615f0686a99fb84972d8e66"> 1213</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R15       0x00008000  // GPIO Port R Software Reset</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6528f80146a54dd1ad0ee37caf2d17d1"> 1214</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afb4edf9b07b518a52e564e118331e172"> 1215</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ac4252e16b39f12e87d9496d1548d41"> 1216</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af73f46a922247d8e6a03d799c8567f65"> 1217</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a00bcda1b6632442b919c430c6d43676a"> 1218</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1a1a7b1b2242f646b1fa8f4f525438c1"> 1219</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88887610d28e436e182470fac881a49e"> 1220</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9a66da710cca14d32d7e937fb60b0c4"> 1221</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c9a58f45335ba7be2156627b9f10e8d"> 1222</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad3a3a34201e16bd649eec41a1a6a3b43"> 1223</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a0f044ebe147dc1eacc45016f42c7f5"> 1224</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af53ab40f3a7e036fd70469437a1a1ed9"> 1225</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7394dff96862765bc7b9777050e5078a"> 1226</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abfd6fe3948b9b881e11d02998f4d1903"> 1227</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1873e9d29714cd9c85c02efcd2f716b0"> 1228</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a045252a930f7566e017434f8a51ad4e5"> 1235</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREPI register.</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4759f503c79f804b9a2c81f6d5e42ef4"> 1242</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPI_R0         0x00000001  // EPI Module Software Reset</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1537dd95da67e7e5d9154687b96a5914"> 1249</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6971be9cadcc295ff90a19ac99c39509"> 1257</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2510d14c98186edc0cbba1904cc2573d"> 1258</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0d6ed665bc6fcc3c47eed518b145885"> 1259</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8996d50575e1985e84fcd5818009e80"> 1260</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ef7a4730bf2f848d0a8cd1633939e6a"> 1261</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3422e889a0bcbca6f22d3497496b126e"> 1262</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a56ad63c0d342e3792e42b78f1e0e2a07"> 1263</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a127f2c4060a2d2dab32a6240756d8ac4"> 1264</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d2096b28f9ef282de1d93e3a7c4c15c"> 1271</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae9178716b0b10416e6cf6727b01254ce"> 1272</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24b65f908062dccb73a31b7e89bcc735"> 1273</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ff0d1d6a36ad8488319e324f92c173c"> 1274</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8ac424dd7b123659f53a3783050e2e9"> 1281</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R9         0x00000200  // I2C Module 9 Software Reset</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a431f30832a072e534dcb17b4343ea659"> 1282</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R8         0x00000100  // I2C Module 8 Software Reset</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b77499401fd7e32afe8828f62d4a2e7"> 1283</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R7         0x00000080  // I2C Module 7 Software Reset</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a83557cf6702d47185685372414f76c70"> 1284</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R6         0x00000040  // I2C Module 6 Software Reset</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6f8744e6136171409a49481664100e31"> 1285</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa752159dcd9f2841f26148459885bb16"> 1286</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a683e87b3ea3a7a1ca0f037646f646899"> 1287</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a453f250b6c3fe91d46fd88761a3a55ee"> 1288</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a790be06308dbe12a56509fcfeb9a2716"> 1289</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a359f5586bcdf1a337ee69b68668dc9ca"> 1290</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa888491f7c47c2cae8964137e440314b"> 1297</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREPHY register.</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acd7f2953c930fd67ecd0fb06f48d8cae"> 1304</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPHY_R0        0x00000001  // Ethernet PHY Module Software</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac69f4ce578a323c045b0ee306ac632b6"> 1312</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a405485ee3f12b65a70580955028f1eec"> 1313</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e3132d98840d2090f1a34926750d993"> 1320</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a143296b847f51a323be4029e9b1fa15c"> 1321</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a522f7f72fde7b91aec236f6bfe0ce442"> 1328</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adfbd0167b2f8c86b62711c704556edef"> 1336</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a487e6ef70cd58d4a4fd0b02c55c35d1e"> 1337</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a13357aa3b7781e0a032d781a5c6108cd"> 1344</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a14aaf4b80b25a0cf174db076c4364950"> 1345</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b48d1323b96f190b823ebcec75d1cb1"> 1353</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCCM register.</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3f89deb0ee07c70ef19bd090dad35a3"> 1360</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCCM_R0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRLCD register.</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a277239fd49ccabbae2494d10b929e414"> 1368</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRLCD_R0         0x00000001  // LCD Module 0 Software Reset</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SROWIRE register.</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9879455230c1c0f267747e0b7eccfa2"> 1375</a></span>&#160;<span class="preprocessor">#define SYSCTL_SROWIRE_R0       0x00000001  // 1-Wire Module Software Reset</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREMAC register.</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac94a83270f85c0f7f85f5da6fbda1461"> 1382</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREMAC_R0        0x00000001  // Ethernet Controller MAC Module 0</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af45c954f954673a9338b4017b7a4b3fd"> 1390</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4beb91be118f3c0eae2c26952d29e391"> 1392</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad91ca6681e0173cdbe18c6fca5332d3b"> 1401</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                                            <span class="comment">// 7 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#addfaec4e55ec9fcf79eaa8a476ead985"> 1403</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                                            <span class="comment">// 6 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ff4ff4d54cdb1c355cb1d8946e40883"> 1405</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                                            <span class="comment">// 5 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a33685c0ac2cf2c08f04435e0ebce75fd"> 1407</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                                            <span class="comment">// 4 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa6ac53391bf814941a02b5260e7aabb0"> 1409</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                                            <span class="comment">// 3 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc160532a2d40c2ad4304fb93dbe6f6a"> 1411</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                                            <span class="comment">// 2 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac24211dfeb4de411908455af791405ce"> 1413</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                                            <span class="comment">// 1 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98b42bfa03ef1fa2414d47e40c20a591"> 1415</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                                            <span class="comment">// 0 Run Mode Clock Gating Control</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad166d664657720c5c59838c48e949c6e"> 1424</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R17     0x00020000  // GPIO Port T Run Mode Clock</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a10c0f02f06d4a4bef4a2014aede9e9bd"> 1426</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R16     0x00010000  // GPIO Port S Run Mode Clock</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab86d87ecc4193f915e3b08e6b3c2ba8a"> 1428</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R15     0x00008000  // GPIO Port R Run Mode Clock</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ecb0098ec1ab4747a8330f6791bd4e1"> 1430</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a784dfd6a01f7f48c088375670c49166f"> 1432</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a608685ff56a69ef9e3d9f0474b17d05d"> 1434</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6194261b67199abb424e9228290dca8f"> 1436</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac29c3a8df8e7ee9cdc0f5227f04aa7c3"> 1438</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab578ddb7623fbea67f39a29d4ceae60b"> 1440</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adb66684ff04d079f8501ea06fb2d7c82"> 1442</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a39f6d04463744c06b4acee85b8a99698"> 1444</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a32c92fd2dcec6ab8df4b6f60fc62147c"> 1446</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac96189846fc7f9e0ab4d766d1d341524"> 1448</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a899fc672e48c6a3a68c2cc51ea9831fb"> 1450</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4ac545c8c0bac78f2b330cd3c012f2da"> 1452</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16e8f7517f80f91ad92e2268d1d8d384"> 1454</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a875e6dc7b8bcbac16207cc19c7d95ad8"> 1456</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a65003d1712b109407e2d650a1c6ab3e6"> 1458</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6d2549bf745e64662c7eeb0a5480efd"> 1466</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEPI register.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a362c17c2090f2e5f38ff9a78fc59fb69"> 1474</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPI_R0       0x00000001  // EPI Module Run Mode Clock Gating</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01e6b7319101919861a773e3578a773f"> 1482</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90a4368472cb07641ac375163e0cc123"> 1491</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af912ddf5b480df0dfd20a7a312a64839"> 1493</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75989ecf1b70e6302931ff6eeac1bede"> 1495</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a90748ac8b52fccc826a97090d8d7681b"> 1497</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7db7d037c017b5315ca11cf52ca6d56a"> 1499</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a831cb22657775fff2d524bdd5df91dc6"> 1501</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4a6a5880539eeb3726216c8b859271db"> 1503</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4d5bfff1a6e89bc20f826139993b29b8"> 1505</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad916e87ddebcbd4d8ed1a90da9658d0b"> 1513</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6935d80e5ee36b6977bc3b10254f8fa5"> 1515</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa59e1282c5464cf587b31f7f76df8e85"> 1517</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a41a9d651a6e2bd813dea8209635940f4"> 1519</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a831c9e7b35c9dd3015b323f94383f769"> 1527</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R9       0x00000200  // I2C Module 9 Run Mode Clock</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5b42d9b465d05906a28d3c0b944d78a5"> 1529</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R8       0x00000100  // I2C Module 8 Run Mode Clock</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a91a3e83e4c30ccdbafb86e57292c0250"> 1531</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R7       0x00000080  // I2C Module 7 Run Mode Clock</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1e534ee6fe0440a7e96f8dffb62769c7"> 1533</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R6       0x00000040  // I2C Module 6 Run Mode Clock</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b25a4f8dfb0e973ef79be04928b7d2a"> 1535</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a12e24dc844f2e04d5c36eecf620a98"> 1537</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac37449202bece22f2ed8a3458363aada"> 1539</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a140df084ea227151ec2a72fbad8cf773"> 1541</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad7e8db6eb8e46841272053c240333fee"> 1543</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a077ea80060b030f6e782904cc506048a"> 1545</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af3f234af2baeac62849ff1a643808fc1"> 1553</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEPHY</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a25cd1f2ea3ed0d024a646e9ce6a930be"> 1562</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPHY_R0      0x00000001  // Ethernet PHY Module Run Mode</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c9a0ce5feca110ca2b785c5b807e4ab"> 1570</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5fc2162f5116d57e1c2555e92ac4ae33"> 1572</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af618cab706639095ed65f63de2690715"> 1580</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a508ed489544302effc8e52f66ae0097f"> 1582</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a022ff8b2da9f8e93d1c53e89a32663c0"> 1591</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a761d4bc9953b25e6dc314e158144a137"> 1599</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54369eed427614307aa913cb1e391cfc"> 1601</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a98f290abdeb190717833125f55f6f539"> 1609</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a22ebbcc1273f64031aaab67dc1d5f0"> 1611</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9baa3eb78dff190b0de50a398b2a5eab"> 1620</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCCM register.</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e8cfe1862ab6773e1f86e4ba0e26431"> 1628</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCCM_R0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                                            <span class="comment">// Run Mode Clock Gating Control</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCLCD register.</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4da4109927fdd4780a750586fe57b056"> 1636</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLCD_R0       0x00000001  // LCD Controller Module 0 Run Mode</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCOWIRE</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75f499ff5720027f2e2a8de7cca10e6e"> 1645</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCOWIRE_R0     0x00000001  // 1-Wire Module 0 Run Mode Clock</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEMAC</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1f093e150f678c2e48df7b73b573a4b"> 1654</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEMAC_R0      0x00000001  // Ethernet MAC Module 0 Run Mode</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a846c042fc27af1e8fb2d0319f8f7f1df"> 1662</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8504fbf0d9c788176292e39e3253e4b8"> 1664</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a611b7d1ea777f6b2ba746e651589fa29"> 1673</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                                            <span class="comment">// 7 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abad898bf7e148235ec4de4440f2b8ad3"> 1676</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                                            <span class="comment">// 6 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9564f13b68f71ce9013bf6129074f487"> 1679</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                                            <span class="comment">// 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a676e3a050d590c21b09d78497568ab2a"> 1682</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                                            <span class="comment">// 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3d7326b0da8c00601566cf5ba4f76487"> 1685</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;                                            <span class="comment">// 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87444304d2dbfd3b6eb7b9b8fb4d30cf"> 1688</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;                                            <span class="comment">// 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0cbf08498771bd834c3d1906e126228e"> 1691</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;                                            <span class="comment">// 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a839b5b61b0ccee4e2fdadca9e8734e61"> 1694</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                                            <span class="comment">// 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aac83fa8ca0cdc29c435a030f4200b4fa"> 1704</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S17     0x00020000  // GPIO Port T Sleep Mode Clock</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a175675f6f3257e5c3de3364a216b94aa"> 1706</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S16     0x00010000  // GPIO Port S Sleep Mode Clock</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a741f2b80b59e51fb40b9c8a6dfe8db"> 1708</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S15     0x00008000  // GPIO Port R Sleep Mode Clock</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1fc94c909812795a10153727f5cd536a"> 1710</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6cf83fe63ffde5816d2d28974c1a53c8"> 1712</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5808cfe82970f032227d3dbfc5867953"> 1714</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6c85d47c19d6d54324c299801f8e6634"> 1716</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab91069ce4c22f7d587d5027221078aa2"> 1718</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3db76a79ae24597dae62c4eab2550361"> 1720</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab8414f8ee20265a6b9efa7e95dcb9143"> 1722</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a752789f39e013be9da3d2e3b039149d1"> 1724</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a241c7401af7a7c8751f7af9d5ed0796a"> 1726</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a608f4b5d598fec21f90170d7cd4a0e41"> 1728</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1f9afe6318c56bed84f65d412fff2396"> 1730</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a582a78bb6cc435cb536e7c040d64daf4"> 1732</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf12bf006076747846cb2fa28e6f1916"> 1734</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aeb34268c8dee7253fcd22094cf6df54a"> 1736</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac0c8e78a023f7c7352117dbdcbaba587"> 1738</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf4f73fff411342fb13bf3d6f8c59965"> 1746</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEPI register.</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a717bb282a6a65a97a7a0438d473595a0"> 1754</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPI_S0       0x00000001  // EPI Module Sleep Mode Clock</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac30a6775fe5765e4e63d62c8bb39e31b"> 1762</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a939ac9f7f9a595e476a09e00f8c23677"> 1771</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0a52edd3d0ba38f8e955907d7250bac1"> 1773</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc871831bdbb74cc533be98731a04bb2"> 1775</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a23d26004794ba663acdb551d31f3e796"> 1777</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a653f02c9d7f800db5aeb57abedafe6f0"> 1779</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e30fb37f43b571e009a42b4630ddb5e"> 1781</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac608c1a73b730a49f0a5102f561cfa23"> 1783</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbead6a8eaeed5d985483c336b1586f8"> 1785</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a49b5311b93725e07f77741220e795112"> 1793</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7928ee05d8e94ca641e33edeac4bfe20"> 1795</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9419840fba6f61f542e04d2fbee72166"> 1797</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aee2257e4dc778556d26130ae05e02fb5"> 1799</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e3ba08c8dfef1a317b637289ba97ef6"> 1807</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S9       0x00000200  // I2C Module 9 Sleep Mode Clock</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2980c898f61345d591fc00c8c616736b"> 1809</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S8       0x00000100  // I2C Module 8 Sleep Mode Clock</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a59c83b5d60a9864ae23e7febc85d82a5"> 1811</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S7       0x00000080  // I2C Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a97604774fa42161f0d170f7042c03571"> 1813</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S6       0x00000040  // I2C Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c796496150d274dabb75ba5f71d6c44"> 1815</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1b0bc4c31c6dbb09af2c4f0cd4fcc9cc"> 1817</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6afbb3132fd210d38d512c47f3bc59d5"> 1819</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0d6c0282872bf7b41fc9510f480dc84e"> 1821</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab28c82102880b8074cbb191e66b83ad1"> 1823</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88c66b30c56733a8d2a52ea08bd8722c"> 1825</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1212eacbe210908ad4ae99b74af88fa1"> 1833</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEPHY</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e35d92801c04506bb156d848a37aa1b"> 1842</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPHY_S0      0x00000001  // PHY Module Sleep Mode Clock</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2c5c7fe7e32362b7efa456fb87d825b7"> 1850</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bc41056ea02ad29af5f9f5fc8bf066b"> 1852</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abbd56f149e57b1947ee97e02a287bc89"> 1860</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acee558b69e2ef263863acabffc81ce41"> 1862</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88755e8a7cea63d79d53b71e8e1bbe3a"> 1871</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2d5f5cea97d988d22de06b8804ac0127"> 1879</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bf0302d78098f77011ebb709b7a2ee8"> 1881</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5156519c3eca4b994904121c03ee299c"> 1889</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9785760546bcc6489d1800a99116d7b4"> 1891</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ef2f648ca355845fe83e1255174eade"> 1900</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCCM register.</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4e7507ce73d8d8918c36cd759316a1ee"> 1908</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCCM_S0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCLCD register.</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaf302e972bec3e03b6ea3931aeef93bf"> 1916</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLCD_S0       0x00000001  // LCD Controller Module 0 Sleep</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCOWIRE</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0aced50e081f0bc0193913dd34f7b96b"> 1925</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCOWIRE_S0     0x00000001  // 1-Wire Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEMAC</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a93874fdc3fba832a558c4e90b3d47df1"> 1934</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEMAC_S0      0x00000001  // Ethernet MAC Module 0 Sleep Mode</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9462d89fc55686630304ff9971aa63b7"> 1942</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ada093a01446a0a8c24582340aa825dd7"> 1944</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a37cf52d187aa17d24ff90f78e34dac9e"> 1953</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D7     0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;                                            <span class="comment">// 7 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5a7dd86c5bec93214d0d0c946de279e3"> 1956</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D6     0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;                                            <span class="comment">// 6 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e646f57bcc40a547844b41d2054b8ba"> 1959</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;                                            <span class="comment">// 5 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ab524038fe5c8055de7ecb590a696a3"> 1962</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;                                            <span class="comment">// 4 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a07776f0cb69c550e0ef98bbc7dbc56af"> 1965</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;                                            <span class="comment">// 3 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8d4cf939ae372891e931841e5cc82a42"> 1968</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;                                            <span class="comment">// 2 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9c64a279b5902717ec5d2a9ae8bbb6a4"> 1971</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;                                            <span class="comment">// 1 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9602cf95c0ce8eacba68259d80e60803"> 1974</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;                                            <span class="comment">// 0 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6a3efa6f3b1d39167e3fe9deeb818577"> 1984</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D17     0x00020000  // GPIO Port T Deep-Sleep Mode</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af201395c86769a1353d36cc2879753a5"> 1986</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D16     0x00010000  // GPIO Port S Deep-Sleep Mode</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab43fbcd84d8ed9533e7df03a332b9b4e"> 1988</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D15     0x00008000  // GPIO Port R Deep-Sleep Mode</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a009ef6ce7706043a4c80e261b4ce2835"> 1990</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4426cdda32f73fcbec2218d78f1b970a"> 1992</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab9a3123fc1eec82dae37e46fcaa6c907"> 1994</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9659e98e4725ec4be51743e997f98100"> 1996</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae20c035e951d9b7afe9cbbdde71983b0"> 1998</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af420815c0728a1f06b8577b45ad77726"> 2000</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae3cd779bd12882eb91a44a391f93aef8"> 2002</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae420615de50a2e67f66830d3efa2bec5"> 2004</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0c89f29825a0cbb7468766754875b489"> 2006</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0f50f5ea84892961a26183e8e9aaa558"> 2008</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8ab19a7ccb3d867530bee9585f8a65a5"> 2010</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3e2ee8c3b8a82ef9fc23eb55054b2664"> 2012</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa03ca96fce9aed9247e0c9e483942de7"> 2014</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bb8d7c14a9ab714ce5b2c55ed23d56b"> 2016</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a12b38a614035cf8f0a80064a5184503f"> 2018</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a03fd79ee2bb060012156f1f7bd225d61"> 2026</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEPI register.</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2ea8406880935e4e6f45255a23d592a0"> 2034</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPI_D0       0x00000001  // EPI Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acf610a98b82671e5298d81e38c8982ef"> 2042</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70abb1e896294ccd4866e2aee1439902"> 2051</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2642b09d42a671ebb47b31830b7e39f0"> 2053</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72e7f6297498240891e32c5cb02fe59c"> 2055</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a62238a40266e88e18d141085193fefa8"> 2057</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae10400f7f66a69c78a037455a86c89b2"> 2059</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a73ef022e1da1ebce7b167733dc7a2e86"> 2061</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3582b5103a16a42d15c81236480bf34c"> 2063</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac1e21d497a8d3c27e5449216ded7db28"> 2065</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6b18a3f2086264477a01dd15519409e4"> 2073</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8beced131340a4bd62ad1366250748cd"> 2075</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16f91f946d0c18a98e21e1776153c4cf"> 2077</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2679e5c354c7e817fb54ee5c25e3da06"> 2079</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a81d91b1bde465ad4517db02ed0fc02c6"> 2087</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D9       0x00000200  // I2C Module 9 Deep-Sleep Mode</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#acbca567de6c39f2f94191b713b97377d"> 2089</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D8       0x00000100  // I2C Module 8 Deep-Sleep Mode</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e36e76c1bdecca8d25c98fd2cd358d5"> 2091</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D7       0x00000080  // I2C Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a390bbb01bb08214f3190666fb29f6103"> 2093</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D6       0x00000040  // I2C Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2dfed96e7f6316b312a3cb0fdaf829a2"> 2095</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a080a0c258fce5c1e5ccce212133ac2cc"> 2097</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a355a1b85216dbad690038f2fc8dfae14"> 2099</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abb909b5956a06608e91ea37ac3f0983f"> 2101</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affaa622801fb0db3762b6e2f8fe18057"> 2103</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a575b8d89a62b8a98943d48d377970ec2"> 2105</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae028e8bb721de814010f152a50917875"> 2113</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEPHY</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9b85eb0811f295c4bcceffc678358325"> 2122</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPHY_D0      0x00000001  // PHY Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa1866d012a7acc74b5661e855b379b9e"> 2130</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aacc31215d4e324f962654734aed062d2"> 2132</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a67f48cc481df61812ac3bf9b4a6a1b58"> 2140</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60931269822763ed894deedc2ff98291"> 2142</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a672d7f370bbc3be6f8b7ab04fb266aae"> 2151</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a093cad617ffad37d11a5c2da5adc102f"> 2160</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aec280dcc23285d629767fe4bdbe26086"> 2162</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a12db22b5801d549dbf4a61e6b2917579"> 2170</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a88a2a80ec314dbc31a3d86356c6564e7"> 2172</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a54e3745aec262e752816071fc7ef8858"> 2181</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCCM register.</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab4f0c6fde08812a74151be33c2799003"> 2189</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCCM_D0       0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCLCD register.</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9e01a05b12d11054ba90b9fbf9a1c05"> 2198</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLCD_D0       0x00000001  // LCD Controller Module 0</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCOWIRE</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a93388cff9911bffa12ba5633c3e29ddb"> 2208</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCOWIRE_D0     0x00000001  // 1-Wire Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEMAC</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3c7f588a10be791a389f70accba9ebd2"> 2217</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEMAC_D0      0x00000001  // Ethernet MAC Module 0 Deep-Sleep</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWD register.</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9f52cf42702d7340c819174553a1312f"> 2225</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4717bc50282d22426d2e1508a4466447"> 2226</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCTIMER register.</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a208645209728b2f0e9ba2f91f4fa731e"> 2233</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P7       0x00000080  // General-Purpose Timer 7 Power</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7fdbf0bbb79c7b89ede9eef07b46f3ed"> 2235</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P6       0x00000040  // General-Purpose Timer 6 Power</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a99ec42283968ef41a57e1b8ccff3df65"> 2237</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P5       0x00000020  // General-Purpose Timer 5 Power</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa3581554d652b3f61c0c435d69d12ab6"> 2239</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P4       0x00000010  // General-Purpose Timer 4 Power</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d94876327854feb037ac20db4195d3a"> 2241</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P3       0x00000008  // General-Purpose Timer 3 Power</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a377bce03fa5ae489ab1a81d5cbc35f1b"> 2243</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P2       0x00000004  // General-Purpose Timer 2 Power</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a752e3a286f48e87722086ba1587b9298"> 2245</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P1       0x00000002  // General-Purpose Timer 1 Power</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad01ccb3080785ebe3a79df66d71e42bf"> 2247</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P0       0x00000001  // General-Purpose Timer 0 Power</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCGPIO register.</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19c5b900219aa58966b1d854f9c0d59a"> 2255</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P17       0x00020000  // GPIO Port T Power Control</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a75bc2760b40314e5cf406b118a684c45"> 2256</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P16       0x00010000  // GPIO Port S Power Control</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae2fd37762cfa57c1b4a5bb16ec196f30"> 2257</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P15       0x00008000  // GPIO Port R Power Control</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1686f57f32be277e393b375dd6a0501c"> 2258</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7b069fac0baed81ebb27c177d97e16b5"> 2259</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a72dd0820e2e857a499265b6771d27387"> 2260</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad0d9d4d8be1f1201e0ac9489d00c920e"> 2261</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a19411798793c164e5ed2975746d8d989"> 2262</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae79a369d9495911a71004f26ad0764b7"> 2263</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7e107a6c8368cf3e5ef579a5085cd7a9"> 2264</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a43166d785e2d66ba9a533bc4716cd664"> 2265</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38c34db456a7a9cb7795e3e566d44cce"> 2266</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a030d1346b8fe160650a1b626721e8263"> 2267</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70eebd2226cd73125b3c83cc1d98dcc7"> 2268</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4bf0ce70619518888e7ca73422b335fd"> 2269</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a38632d6a0913edb74eeab64e14294c08"> 2270</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a16477f6cae295460c0255141784a39fe"> 2271</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aed8679f01a1eb69e3715ac7b54023650"> 2272</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCDMA register.</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab87a4a902367413a4dd0f5140a13b56e"> 2279</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEPI register.</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa26be9e25626e27cf1e9492f1f48f338"> 2286</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPI_P0         0x00000001  // EPI Module Power Control</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCHIB register.</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2d2839343675e9762f122cfbd08b758"> 2293</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUART register.</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0bce469ab2d88b8cf400cd1f195d8deb"> 2300</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a57c5d7a3ff583b18674f1a4f144e1168"> 2301</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4954280685345680e22cce9055f89725"> 2302</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a52db149a8f2dcc43b5f4ec422bdc5302"> 2303</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b8e561c537dac04e22c75df36bdba2e"> 2304</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ad79128ecdb0a0509bd3bffbf079bea4e"> 2305</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaaab26d8ac882d27ae15d37cc68e0ae6"> 2306</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8e29fe764093025891ff503b36552073"> 2307</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCSSI register.</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af9eee434bd512ca40156ee7db82a16b7"> 2314</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac452ee9d9d40af5e84380fd79cea205a"> 2315</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2a4441be8a95dd2bd0b5b92f6580173e"> 2316</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afc6767e1fd8d8b013293dab912674d80"> 2317</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCI2C register.</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ab3967a668d432074e5d24ca300ca64"> 2324</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P9         0x00000200  // I2C Module 9 Power Control</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55fd6e66d637154f36cbbfd6c970da22"> 2325</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P8         0x00000100  // I2C Module 8 Power Control</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abdbf926b85f8dc20d7610652fabb1492"> 2326</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P7         0x00000080  // I2C Module 7 Power Control</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3204cb412cc6838bdd9ed896d734651b"> 2327</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P6         0x00000040  // I2C Module 6 Power Control</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae90ec37a6b3f5acb11bcfea5d10befec"> 2328</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af213ef51f8131df5951568b7b280e47a"> 2329</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6e3a7fd8841d040a8a454d9672c78eba"> 2330</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6bb1e3d3e8ae92427ed9cf1f89420f56"> 2331</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6d67687113f33ecdb630e6914a2d8305"> 2332</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af091a6ba29caccd28d1fdca0899c8806"> 2333</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUSB register.</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a60fd7a6d7011178ccf893ed6d220285e"> 2340</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEPHY register.</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a53caabf8227b987f4c8a47b45c7061cd"> 2347</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPHY_P0        0x00000001  // Ethernet PHY Module Power</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCAN register.</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab2948b3c7fcc2a3a18d25b5cbca83b48"> 2355</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a282414a2c607b20c74ad5d0bdf3b5381"> 2356</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCADC register.</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adc0de4fad3161f79665319abfa36948f"> 2363</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aabfcf9756ec06c3920974ab5a5355ff2"> 2364</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCACMP register.</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7416deac6e0013e95182f2dcf6ce8c9d"> 2371</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCPWM register.</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a799ebfea35587aeebc181bddd64e6278"> 2379</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCQEI register.</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e3c9d3ae894909f5329863a3610e7c1"> 2386</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEEPROM</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a230b3c56eae7af419420c3136b85a6bd"> 2394</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module 0 Power Control</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCCM register.</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af6faafc6b9aea5f3406de43ad31e3148"> 2401</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCCM_P0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;                                            <span class="comment">// Power Control</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCLCD register.</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8b303dd3a09f7270abcd834e73036c92"> 2409</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLCD_P0         0x00000001  // LCD Controller Module 0 Power</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCOWIRE register.</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9dbc41933543741fd9a6ca9d6aaea3dd"> 2417</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCOWIRE_P0       0x00000001  // 1-Wire Module 0 Power Control</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEMAC register.</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ff64536b477e26eac157111089f59e1"> 2424</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEMAC_P0        0x00000001  // Ethernet MAC Module 0 Power</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a35e40ea6861e8b56b1cf070ed167faf5"> 2432</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a709c123c8c17823fa6af84d59f899bd7"> 2434</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b73be1cc99ef82ad821ffd9789768a5"> 2442</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;                                            <span class="comment">// 7 Peripheral Ready</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aef4073b8b9294cbf26117bfcf99fde59"> 2444</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;                                            <span class="comment">// 6 Peripheral Ready</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd283cdb9a0db503a0a5494fc89cedb3"> 2446</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;                                            <span class="comment">// 5 Peripheral Ready</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1c6ff3743c8b72ba02f43e697cb934a8"> 2448</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;                                            <span class="comment">// 4 Peripheral Ready</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa544258133df772b36404afafc8f23e4"> 2450</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;                                            <span class="comment">// 3 Peripheral Ready</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1d070138e0a0dc8adfe95bb0901d10dd"> 2452</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;                                            <span class="comment">// 2 Peripheral Ready</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7f9208ad0aa58957d292dfd971c7ca03"> 2454</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;                                            <span class="comment">// 1 Peripheral Ready</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afd9c401e5c31de4f2b7d413c28c75bea"> 2456</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;                                            <span class="comment">// 0 Peripheral Ready</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4b4d7bd787887cd28dfe1414ec94d73e"> 2464</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R17       0x00020000  // GPIO Port T Peripheral Ready</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a24b492f318739d088cba8b97d866af17"> 2465</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R16       0x00010000  // GPIO Port S Peripheral Ready</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55a21654c6e5bfcbc341efe5f8ac0214"> 2466</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R15       0x00008000  // GPIO Port R Peripheral Ready</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#affc57991e012f57ae2c63ca4b78313c9"> 2467</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a87fbeacc0422a74b98c9536a8f82d907"> 2468</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#af167e1bb0834d4b261e564180244d59c"> 2469</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7039366448060c203b266ff3732f764b"> 2470</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3b094fbdb679e264f1e090624b769af5"> 2471</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a611dbcea981d6a14acf9e3a2f3a520ab"> 2472</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ae8265180bdc53506592b3ba8001d8505"> 2473</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#adf3620981e64b29ef092c121de863b86"> 2474</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a55c17daee1947d6235eee2434de8984c"> 2475</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab1c7f1915262120245a0f9a026e6725b"> 2476</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8f9a5234261b7fc5709c6333331e45f9"> 2477</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#abce71cd51d2b3d70e8a6f11926d11292"> 2478</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1442c5cbea0d79ac7cc649efb8cc0ab6"> 2479</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5351c84c64f9f2428938aea813b630e6"> 2480</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa9b37a30d98229c7de44b5a7d188a255"> 2481</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ce8a136fc1115f06fa1bb7d111baed1"> 2488</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREPI register.</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a70f774afc4fd26ec57e51612ec4f4770"> 2495</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPI_R0         0x00000001  // EPI Module Peripheral Ready</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a894461eb0350f12e6347e1ace24e7f4c"> 2502</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a30460df5c239e22413a654302b59e1bd"> 2510</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a1ae44a45c7cffe616f5a9f51bb9fac31"> 2511</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a351d3240e136e3984c1ca18c707c3f42"> 2512</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ace47b724101dcf7199020011da52bb3c"> 2513</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a492ccae3a143354c859f47dee3c1a3e1"> 2514</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7447b7ad545125020e773a790f15a3c3"> 2515</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5ae46e204de51df12edad9f89aaa848e"> 2516</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a04ce682749f7b99c7d98fd42b82fc1ce"> 2517</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac2bc062c64e25efec7334be6af08f26a"> 2524</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a06fa50a3a9d867611f9d5724a656c841"> 2525</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac187c1260317b8268d051e5c0ee27720"> 2526</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ac113b030e88347e38d180c3d39b886b4"> 2527</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afffbfcbc60fd3278efb61053deea5237"> 2534</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R9         0x00000200  // I2C Module 9 Peripheral Ready</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a553d3bd1e528deba7471399057a57e97"> 2535</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R8         0x00000100  // I2C Module 8 Peripheral Ready</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a7ee85c782bfb915efdf1859b4045bb"> 2536</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R7         0x00000080  // I2C Module 7 Peripheral Ready</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a6327b4d3788fe0734b06d88e566cb4c1"> 2537</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R6         0x00000040  // I2C Module 6 Peripheral Ready</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a8a2c5444ca345cb06e24ce2a4e7eaa5f"> 2538</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7c36dab0cdfb4cedb06b5f613d7380be"> 2539</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a532384d2a00a3fe2174e804df2bc3b74"> 2540</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0e9c95e1b4a3cf4e151324cb2547e6f6"> 2541</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ba8b6b1d3b73409196238a8f92b6a5a"> 2542</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a01cb79308eb4c4f1165b75e9845404fb"> 2543</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#afdbbb1d7b19933669b41b651d9c0395a"> 2550</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREPHY register.</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2eecb9f2ddd545bf10cc657ff08b2bcb"> 2557</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPHY_R0        0x00000001  // Ethernet PHY Module Peripheral</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a180253d4d4f3e499dd66d8a03dff83a2"> 2565</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3a365e7442b9489bd0cc5e877c3d2dac"> 2566</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa34ea4b910805d6602149f7d0a4c3c10"> 2573</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a7ae875c9ef26decd56b7d0efa0d28151"> 2574</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a26f957f825c3e4cce5c15f247cfb09f7"> 2581</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a66d0a677dc20553f21764f5e8d3f5168"> 2589</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a677a67e7d77d4b135567f152fab6c14b"> 2590</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b71625df897d745a41c8e5642441e75"> 2597</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aab8218892c6d4f83d2419aad1287313c"> 2598</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aa027cac7e8e93ad722b576e0821450b2"> 2606</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCCM register.</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a5ad80117b303f16fdf40dfc5a053f617"> 2613</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCCM_R0         0x00000001  // CRC and Cryptographic Modules</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRLCD register.</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a2b71389f50ab0aa91f80aadfaa9a3bd3"> 2621</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRLCD_R0         0x00000001  // LCD Controller Module 0</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PROWIRE register.</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#aaa658f41a8e53ed60aa035bf218254f9"> 2629</a></span>&#160;<span class="preprocessor">#define SYSCTL_PROWIRE_R0       0x00000001  // 1-Wire Module 0 Peripheral Ready</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREMAC register.</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a48e4debe07e62e7e3c52b4373ce3ac29"> 2636</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREMAC_R0        0x00000001  // Ethernet MAC Module 0 Peripheral</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_UNIQUEID0</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a4dd36aa9cad649d48bd5cf5ebc3e5e23"> 2645</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID0_ID_M   0xFFFFFFFF  // Unique ID</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0fb587c95055db63fdcae580a5e0b1be"> 2646</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID0_ID_S   0</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_UNIQUEID1</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9bef952e65fe0652d94e687ec73c7869"> 2654</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID1_ID_M   0xFFFFFFFF  // Unique ID</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9e414e9a6fdd208d9e949ced9979c1d4"> 2655</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID1_ID_S   0</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_UNIQUEID2</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#ab10c791ba8d253a6ec53a5d2a15eef87"> 2663</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID2_ID_M   0xFFFFFFFF  // Unique ID</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a3ad0988384995dc0e377927308e67ad6"> 2664</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID2_ID_S   0</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_UNIQUEID3</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a9734569bcb341f3ae898141b5ef9272f"> 2672</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID3_ID_M   0xFFFFFFFF  // Unique ID</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="hw__sysctl_8h.html#a0ce0cebcd30dad9194ac47c70f362972"> 2673</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID3_ID_S   0</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">// //*****************************************************************************</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">// //</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">// // The following are defines for the bit fields in the SYSCTL_CCMCGREQ</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">// // register.</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">// //</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">// //*****************************************************************************</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">// #define SYSCTL_CCMCGREQ_DESCFG  0x00000004  // DES Clock Gating Request</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">// #define SYSCTL_CCMCGREQ_AESCFG  0x00000002  // AES Clock Gating Request</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">// #define SYSCTL_CCMCGREQ_SHACFG  0x00000001  // SHA/MD5 Clock Gating Request</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#endif // __HW_SYSCTL_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
