#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 15:57:40 2018
# Process ID: 16471
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Aug 31 15:57:48 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 15:57:49 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_float_div6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_float_div6.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_float_div6.tcl -notrace
Command: synth_design -top operator_float_div6 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16574 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1668 ; free virtual = 9327
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_float_div6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:187]
INFO: [Synth 8-3491] module 'lut_div3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:12' bound to instance 'grp_lut_div3_chunk_fu_94' of component 'lut_div3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:270]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:63]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:75' bound to instance 'r0_U' of component 'lut_div3_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:12' bound to instance 'lut_div3_chunk_r0_rom_U' of component 'lut_div3_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r0.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:75' bound to instance 'r1_U' of component 'lut_div3_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:12' bound to instance 'lut_div3_chunk_r1_rom_U' of component 'lut_div3_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_r1.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:72' bound to instance 'q0_U' of component 'lut_div3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:12' bound to instance 'lut_div3_chunk_q0_rom_U' of component 'lut_div3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q0_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q0' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q0.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:70' bound to instance 'q1_U' of component 'lut_div3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:12' bound to instance 'lut_div3_chunk_q1_rom_U' of component 'lut_div3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q1_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q1' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q1.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:205]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:12' bound to instance 'lut_div3_chunk_q2_rom_U' of component 'lut_div3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q2_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q2' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:69' bound to instance 'q3_U' of component 'lut_div3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:12' bound to instance 'lut_div3_chunk_q3_rom_U' of component 'lut_div3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q3_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q3' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk_q3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/lut_div3_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dibkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dibkb.vhd:13' bound to instance 'operator_float_dibkb_U9' of component 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:283]
INFO: [Synth 8-638] synthesizing module 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dibkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dicud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:13' bound to instance 'operator_float_dicud_U10' of component 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:299]
INFO: [Synth 8-638] synthesizing module 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dicud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_float_div6' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[8]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[8]
WARNING: [Synth 8-3331] design lut_div3_chunk_q3 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div3_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div3_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div3_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div3_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div3_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1683 ; free virtual = 9338
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1683 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1683 ; free virtual = 9339
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1661.457 ; gain = 0.000 ; free physical = 1407 ; free virtual = 9069
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1472 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1472 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1474 ; free virtual = 9144
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_604_0_reg' and it is trimmed from '4' to '3' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.vhd:350]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_cast_cast_fu_156_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_2_fu_217_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_fu_309_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1465 ; free virtual = 9135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_float_div6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module lut_div3_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk_q3_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div3_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module operator_float_dibkb 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 3     
Module operator_float_dicud 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/din1_cast_array_reg[0][7:0]' into 'operator_float_dibkb_U9/din1_cast_array_reg[0][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:62]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/din1_cast_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_9_fu_255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'shift_V_1_reg_507_reg[0]' (FDE) to 'new_exp_V_reg_466_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_reg_482_reg[0]' (FDE) to 'new_mant_V_1_reg_475_reg[22]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][25]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][27]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][28]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][29]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][30]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][31]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][24]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][26]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\operator_float_dicud_U10/dout_array_reg[0][23] )
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][7]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][6]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_reg[0][23]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][31]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][30]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][29]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][28]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][27]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][31]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][30]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][29]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][28]) is unused and will be removed from module operator_float_div6.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][27]) is unused and will be removed from module operator_float_div6.
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][20]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][22]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][21]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][16]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][18]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][17]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][19]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][12]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][14]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][13]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][15]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][8]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][10]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][9]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][11]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][0]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][1]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][2]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][3]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][4]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][5]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][6]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][7]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][12]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][14]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][13]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][8]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][10]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][11]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][7]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1454 ; free virtual = 9123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div3_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div3_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div3_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div3_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div3_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div3_chunk_q3_rom | p_0_out    | 64x1          | LUT            | 
|operator_float_div6   | p_0_out    | 64x1          | LUT            | 
|operator_float_div6   | p_0_out    | 64x1          | LUT            | 
|operator_float_div6   | p_0_out    | 64x1          | LUT            | 
|operator_float_div6   | p_0_out    | 64x1          | LUT            | 
|operator_float_div6   | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1353 ; free virtual = 9010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1350 ; free virtual = 9006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     3|
|3     |LUT2   |    15|
|4     |LUT3   |   118|
|5     |LUT4   |    51|
|6     |LUT5   |    41|
|7     |LUT6   |    97|
|8     |FDRE   |   349|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   683|
|2     |  grp_lut_div3_chunk_fu_94    |lut_div3_chunk        |    70|
|3     |    q0_U                      |lut_div3_chunk_q0     |     8|
|4     |      lut_div3_chunk_q0_rom_U |lut_div3_chunk_q0_rom |     8|
|5     |    q1_U                      |lut_div3_chunk_q1     |     8|
|6     |      lut_div3_chunk_q1_rom_U |lut_div3_chunk_q1_rom |     8|
|7     |    q2_U                      |lut_div3_chunk_q2     |     8|
|8     |      lut_div3_chunk_q2_rom_U |lut_div3_chunk_q2_rom |     8|
|9     |    q3_U                      |lut_div3_chunk_q3     |    11|
|10    |      lut_div3_chunk_q3_rom_U |lut_div3_chunk_q3_rom |    11|
|11    |    r0_U                      |lut_div3_chunk_r0     |     4|
|12    |      lut_div3_chunk_r0_rom_U |lut_div3_chunk_r0_rom |     4|
|13    |    r1_U                      |lut_div3_chunk_r1     |     4|
|14    |      lut_div3_chunk_r1_rom_U |lut_div3_chunk_r1_rom |     4|
|15    |  operator_float_dibkb_U9     |operator_float_dibkb  |   179|
|16    |  operator_float_dicud_U10    |operator_float_dicud  |   111|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.457 ; gain = 475.996 ; free physical = 1349 ; free virtual = 9006
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.457 ; gain = 127.520 ; free physical = 1403 ; free virtual = 9059
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.465 ; gain = 475.996 ; free physical = 1403 ; free virtual = 9059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1661.465 ; gain = 476.109 ; free physical = 1400 ; free virtual = 9054
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/synth_1/operator_float_div6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_float_div6_utilization_synth.rpt -pb operator_float_div6_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1685.469 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9053
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:58:39 2018...
[Fri Aug 31 15:58:39 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1185.465 ; gain = 0.000 ; free physical = 1962 ; free virtual = 9613
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/operator_float_div6.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1486.809 ; gain = 301.344 ; free physical = 1608 ; free virtual = 9306
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1486.809 ; gain = 0.000 ; free physical = 1605 ; free virtual = 9304
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.391 ; gain = 525.582 ; free physical = 1246 ; free virtual = 8901
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 15:59:26 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 15:59:26 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_float_div6.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_float_div6.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_float_div6.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1064 ; free virtual = 8741
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.953 ; gain = 798.609 ; free physical = 336 ; free virtual = 8007
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.969 ; gain = 47.016 ; free physical = 307 ; free virtual = 7985

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17b64e232

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 307 ; free virtual = 7985

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17b64e232

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17b64e232

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c37325f1

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c37325f1

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b199b69b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b199b69b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
Ending Logic Optimization Task | Checksum: 1b199b69b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b199b69b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b199b69b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8049
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_float_div6_drc_opted.rpt -pb operator_float_div6_drc_opted.pb -rpx operator_float_div6_drc_opted.rpx
Command: report_drc -file operator_float_div6_drc_opted.rpt -pb operator_float_div6_drc_opted.pb -rpx operator_float_div6_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 352 ; free virtual = 8020
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccb7ae60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 352 ; free virtual = 8020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 352 ; free virtual = 8020

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 05e7bb05

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 349 ; free virtual = 8015

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f8f43cd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 345 ; free virtual = 8012

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8f43cd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 345 ; free virtual = 8012
Phase 1 Placer Initialization | Checksum: f8f43cd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 345 ; free virtual = 8012

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9f80fbb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.008 ; gain = 59.039 ; free physical = 343 ; free virtual = 8009

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 327 ; free virtual = 7996

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 381f07b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 328 ; free virtual = 7997
Phase 2 Global Placement | Checksum: 144c3df4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 327 ; free virtual = 7997

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144c3df4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 327 ; free virtual = 7997

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dcbfe89a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7995

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 146dfbb0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7995

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17497a634

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7995

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e0e8fdec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 323 ; free virtual = 7990

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1959f6ee2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 323 ; free virtual = 7990

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1959f6ee2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 323 ; free virtual = 7990
Phase 3 Detail Placement | Checksum: 1959f6ee2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 323 ; free virtual = 7990

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1040e19b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1040e19b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 324 ; free virtual = 7991
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.408. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1216804e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 324 ; free virtual = 7989
Phase 4.1 Post Commit Optimization | Checksum: 1216804e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 324 ; free virtual = 7989

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1216804e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7990

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1216804e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7990

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 120b31e04

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7990
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 120b31e04

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 325 ; free virtual = 7990
Ending Placer Task | Checksum: 82312b92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 343 ; free virtual = 8008
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.020 ; gain = 83.051 ; free physical = 343 ; free virtual = 8008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 342 ; free virtual = 8007
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_float_div6_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 330 ; free virtual = 7994
INFO: [runtcl-4] Executing : report_utilization -file operator_float_div6_utilization_placed.rpt -pb operator_float_div6_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 342 ; free virtual = 8006
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_float_div6_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 342 ; free virtual = 8006
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2112.020 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 618fc637 ConstDB: 0 ShapeSum: 20a1655b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 120ad8603

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2242.832 ; gain = 130.812 ; free physical = 157 ; free virtual = 7824
Post Restoration Checksum: NetGraph: 9eeb3801 NumContArr: 81c24e02 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120ad8603

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2242.832 ; gain = 130.812 ; free physical = 157 ; free virtual = 7824

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120ad8603

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2258.832 ; gain = 146.812 ; free physical = 140 ; free virtual = 7807

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120ad8603

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2258.832 ; gain = 146.812 ; free physical = 140 ; free virtual = 7807
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c5ceb324

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 134 ; free virtual = 7805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.432  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19365c693

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 133 ; free virtual = 7803

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1783f2798

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7798

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26ce50922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 129 ; free virtual = 7799
Phase 4 Rip-up And Reroute | Checksum: 26ce50922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26ce50922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26ce50922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799
Phase 5 Delay and Skew Optimization | Checksum: 26ce50922

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22562dea0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22562dea0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799
Phase 6 Post Hold Fix | Checksum: 22562dea0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7799

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0230056 %
  Global Horizontal Routing Utilization  = 0.0267263 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 221082313

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.652 ; gain = 158.633 ; free physical = 128 ; free virtual = 7798

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 221082313

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.652 ; gain = 159.633 ; free physical = 128 ; free virtual = 7797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 247c24358

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.652 ; gain = 159.633 ; free physical = 128 ; free virtual = 7797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 247c24358

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.652 ; gain = 159.633 ; free physical = 129 ; free virtual = 7798
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.652 ; gain = 159.633 ; free physical = 149 ; free virtual = 7818

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2271.652 ; gain = 159.633 ; free physical = 149 ; free virtual = 7818
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2271.652 ; gain = 0.000 ; free physical = 146 ; free virtual = 7816
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_float_div6_drc_routed.rpt -pb operator_float_div6_drc_routed.pb -rpx operator_float_div6_drc_routed.rpx
Command: report_drc -file operator_float_div6_drc_routed.rpt -pb operator_float_div6_drc_routed.pb -rpx operator_float_div6_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_float_div6_methodology_drc_routed.rpt -pb operator_float_div6_methodology_drc_routed.pb -rpx operator_float_div6_methodology_drc_routed.rpx
Command: report_methodology -file operator_float_div6_methodology_drc_routed.rpt -pb operator_float_div6_methodology_drc_routed.pb -rpx operator_float_div6_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6/impl/vhdl/project.runs/impl_1/operator_float_div6_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_float_div6_power_routed.rpt -pb operator_float_div6_power_summary_routed.pb -rpx operator_float_div6_power_routed.rpx
Command: report_power -file operator_float_div6_power_routed.rpt -pb operator_float_div6_power_summary_routed.pb -rpx operator_float_div6_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_float_div6_route_status.rpt -pb operator_float_div6_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_float_div6_timing_summary_routed.rpt -pb operator_float_div6_timing_summary_routed.pb -rpx operator_float_div6_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_float_div6_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_float_div6_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_float_div6_bus_skew_routed.rpt -pb operator_float_div6_bus_skew_routed.pb -rpx operator_float_div6_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:01:03 2018...
[Fri Aug 31 16:01:03 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 2059.555 ; gain = 4.000 ; free physical = 1288 ; free virtual = 8923
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2186.875 ; gain = 0.000 ; free physical = 1190 ; free virtual = 8824
Restored from archive | CPU: 0.050000 secs | Memory: 0.584206 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2186.875 ; gain = 0.000 ; free physical = 1190 ; free virtual = 8824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2242.902 ; gain = 56.027 ; free physical = 1188 ; free virtual = 8822


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_float_div
Solution:            div6
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 16:01:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          108
LUT:            319
FF:             351
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.349
CP achieved post-implementation:    2.040
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:01:04 2018...
