Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 15:10:00 2024
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
HPDR-1     Warning           Port pin direction inconsistency                                  1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (748)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (748)
--------------------------------
 There are 748 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.565        0.000                      0                 1506        0.051        0.000                      0                 1506        3.000        0.000                       0                   754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
CLK100MHZ            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_ip    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_ip    {0.000 5.000}      10.000          100.000         
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  clk_out1_clk_ip_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_ip_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_ip         31.565        0.000                      0                 1506        0.154        0.000                      0                 1506       23.750        0.000                       0                   750  
  clkfbout_clk_ip                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_ip_1       31.568        0.000                      0                 1506        0.154        0.000                      0                 1506       23.750        0.000                       0                   750  
  clkfbout_clk_ip_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_ip_1  clk_out1_clk_ip         31.565        0.000                      0                 1506        0.051        0.000                      0                 1506  
clk_out1_clk_ip    clk_out1_clk_ip_1       31.565        0.000                      0                 1506        0.051        0.000                      0                 1506  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_ip                       
(none)             clk_out1_clk_ip_1                     
(none)             clkfbout_clk_ip                       
(none)             clkfbout_clk_ip_1                     
(none)                                clk_out1_clk_ip    
(none)                                clk_out1_clk_ip_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ip
  To Clock:  clk_out1_clk_ip

Setup :            0  Failing Endpoints,  Worst Slack       31.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.565ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 3.001ns (16.953%)  route 14.701ns (83.047%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    16.886    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    48.487    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X11Y111        FDRE (Setup_fdre_C_CE)      -0.413    48.452    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 31.565    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.755ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 3.001ns (17.028%)  route 14.623ns (82.972%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    16.809    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    48.563    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C
                         clock pessimism              0.480    49.044    
                         clock uncertainty           -0.103    48.941    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.377    48.564    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 31.755    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.566ns  (logic 3.002ns (17.090%)  route 14.564ns (82.910%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 48.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    16.750    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    48.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.103    48.942    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.372    48.570    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.829ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 3.002ns (17.098%)  route 14.555ns (82.902%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    16.742    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    48.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C
                         clock pessimism              0.480    49.046    
                         clock uncertainty           -0.103    48.943    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.372    48.571    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]
  -------------------------------------------------------------------
                         required time                         48.571    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 31.829    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.495ns  (logic 3.001ns (17.153%)  route 14.494ns (82.847%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 48.562 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.600    16.680    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.583    48.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C
                         clock pessimism              0.480    49.043    
                         clock uncertainty           -0.103    48.940    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.413    48.527    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         48.527    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 31.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.231    -0.194    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.348    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y94         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.283    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.889    -0.784    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.326    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X9Y98          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.330    UUT/RS232_PHY/D[1]
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.847    -0.826    UUT/RS232_PHY/clk_out1
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.052    -0.499    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X15Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.322    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.120    -0.461    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.266%)  route 0.229ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.229    -0.212    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.402    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/DMA_PHY/clk_out1
    SLICE_X8Y100         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.314    UUT/RS232_PHY/D[5]
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/clk_out1
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.066    -0.515    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.404%)  route 0.181ns (31.596%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.218    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.617%)  route 0.284ns (63.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.284    -0.141    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.348    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.151%)  route 0.157ns (45.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/Q
                         net (fo=3, routed)           0.157    -0.296    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[6]
    SLICE_X14Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.251 r  UUT/RS232_PHY/Transmitter/Pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    UUT/RS232_PHY/Transmitter/Pulse_width[7]
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.121    -0.457    UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.999%)  route 0.181ns (31.001%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_5
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.218    UUT/DMA_PHY/ByteCounterTX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y38     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y38     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y106     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y109     contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y109     contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ip
  To Clock:  clkfbout_clk_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ip
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ip_1
  To Clock:  clk_out1_clk_ip_1

Setup :            0  Failing Endpoints,  Worst Slack       31.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.568ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 3.001ns (16.953%)  route 14.701ns (83.047%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    16.886    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    48.487    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.100    48.868    
    SLICE_X11Y111        FDRE (Setup_fdre_C_CE)      -0.413    48.455    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 31.568    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.100    48.942    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.529    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.529    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.100    48.942    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.529    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.529    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.100    48.942    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.529    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.529    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 3.001ns (17.028%)  route 14.623ns (82.972%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    16.809    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    48.563    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C
                         clock pessimism              0.480    49.044    
                         clock uncertainty           -0.100    48.944    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.377    48.567    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.100    48.866    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.453    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]
  -------------------------------------------------------------------
                         required time                         48.453    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.100    48.866    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.453    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]
  -------------------------------------------------------------------
                         required time                         48.453    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.566ns  (logic 3.002ns (17.090%)  route 14.564ns (82.910%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 48.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    16.750    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    48.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.100    48.945    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.372    48.573    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         48.573    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.832ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 3.002ns (17.098%)  route 14.555ns (82.902%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    16.742    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    48.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C
                         clock pessimism              0.480    49.046    
                         clock uncertainty           -0.100    48.946    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.372    48.574    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 31.832    

Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.495ns  (logic 3.001ns (17.153%)  route 14.494ns (82.847%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 48.562 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.600    16.680    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.583    48.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C
                         clock pessimism              0.480    49.043    
                         clock uncertainty           -0.100    48.943    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.413    48.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         48.530    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 31.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.231    -0.194    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.348    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y94         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.283    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.889    -0.784    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.326    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X9Y98          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.330    UUT/RS232_PHY/D[1]
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.847    -0.826    UUT/RS232_PHY/clk_out1
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.052    -0.499    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X15Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.322    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.120    -0.461    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.266%)  route 0.229ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.229    -0.212    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.402    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/DMA_PHY/clk_out1
    SLICE_X8Y100         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.314    UUT/RS232_PHY/D[5]
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/clk_out1
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.066    -0.515    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.404%)  route 0.181ns (31.596%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.218    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.617%)  route 0.284ns (63.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.284    -0.141    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.348    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.151%)  route 0.157ns (45.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/Q
                         net (fo=3, routed)           0.157    -0.296    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[6]
    SLICE_X14Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.251 r  UUT/RS232_PHY/Transmitter/Pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    UUT/RS232_PHY/Transmitter/Pulse_width[7]
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.121    -0.457    UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.999%)  route 0.181ns (31.001%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_5
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.218    UUT/DMA_PHY/ByteCounterTX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ip_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y38     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y38     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y106     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y108     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y109     contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y109     contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y100     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y101     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ip_1
  To Clock:  clkfbout_clk_ip_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ip_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ip_1
  To Clock:  clk_out1_clk_ip

Setup :            0  Failing Endpoints,  Worst Slack       31.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.565ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 3.001ns (16.953%)  route 14.701ns (83.047%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    16.886    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    48.487    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X11Y111        FDRE (Setup_fdre_C_CE)      -0.413    48.452    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 31.565    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.755ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 3.001ns (17.028%)  route 14.623ns (82.972%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    16.809    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    48.563    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C
                         clock pessimism              0.480    49.044    
                         clock uncertainty           -0.103    48.941    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.377    48.564    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 31.755    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.566ns  (logic 3.002ns (17.090%)  route 14.564ns (82.910%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 48.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    16.750    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    48.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.103    48.942    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.372    48.570    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.829ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 3.002ns (17.098%)  route 14.555ns (82.902%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    16.742    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    48.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C
                         clock pessimism              0.480    49.046    
                         clock uncertainty           -0.103    48.943    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.372    48.571    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]
  -------------------------------------------------------------------
                         required time                         48.571    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 31.829    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip rise@50.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        17.495ns  (logic 3.001ns (17.153%)  route 14.494ns (82.847%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 48.562 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.600    16.680    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.583    48.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C
                         clock pessimism              0.480    49.043    
                         clock uncertainty           -0.103    48.940    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.413    48.527    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         48.527    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 31.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.231    -0.194    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.245    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y94         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.283    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.889    -0.784    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
                         clock uncertainty            0.103    -0.406    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.223    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X9Y98          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.330    UUT/RS232_PHY/D[1]
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.847    -0.826    UUT/RS232_PHY/clk_out1
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.052    -0.396    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X15Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.322    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.103    -0.478    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.120    -0.358    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.266%)  route 0.229ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.229    -0.212    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.299    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/DMA_PHY/clk_out1
    SLICE_X8Y100         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.314    UUT/RS232_PHY/D[5]
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/clk_out1
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.103    -0.478    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.066    -0.412    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.404%)  route 0.181ns (31.596%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.103    -0.221    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.116    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.617%)  route 0.284ns (63.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.284    -0.141    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.245    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.151%)  route 0.157ns (45.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/Q
                         net (fo=3, routed)           0.157    -0.296    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[6]
    SLICE_X14Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.251 r  UUT/RS232_PHY/Transmitter/Pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    UUT/RS232_PHY/Transmitter/Pulse_width[7]
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.103    -0.475    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.121    -0.354    UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip rise@0.000ns - clk_out1_clk_ip_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.999%)  route 0.181ns (31.001%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_5
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.103    -0.221    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.116    UUT/DMA_PHY/ByteCounterTX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ip
  To Clock:  clk_out1_clk_ip_1

Setup :            0  Failing Endpoints,  Worst Slack       31.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.565ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 3.001ns (16.953%)  route 14.701ns (83.047%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    16.886    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    48.487    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X11Y111        FDRE (Setup_fdre_C_CE)      -0.413    48.452    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 31.565    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.697ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.644ns  (logic 3.001ns (17.008%)  route 14.643ns (82.992%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 48.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    16.829    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    48.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C
                         clock pessimism              0.480    49.042    
                         clock uncertainty           -0.103    48.939    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.413    48.526    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.526    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                 31.697    

Slack (MET) :             31.755ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 3.001ns (17.028%)  route 14.623ns (82.972%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    16.809    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    48.563    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C
                         clock pessimism              0.480    49.044    
                         clock uncertainty           -0.103    48.941    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.377    48.564    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                         48.564    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                 31.755    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.486ns  (logic 3.001ns (17.163%)  route 14.485ns (82.837%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.590    16.670    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.506    48.485    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y113        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]/C
                         clock pessimism              0.480    48.966    
                         clock uncertainty           -0.103    48.863    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.413    48.450    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][1]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.566ns  (logic 3.002ns (17.090%)  route 14.564ns (82.910%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 48.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    16.750    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    48.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C
                         clock pessimism              0.480    49.045    
                         clock uncertainty           -0.103    48.942    
    SLICE_X2Y112         FDRE (Setup_fdre_C_CE)      -0.372    48.570    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.829ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 3.002ns (17.098%)  route 14.555ns (82.902%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 48.565 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    15.761    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    15.914 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    16.742    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    48.565    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C
                         clock pessimism              0.480    49.046    
                         clock uncertainty           -0.103    48.943    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.372    48.571    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]
  -------------------------------------------------------------------
                         required time                         48.571    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 31.829    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/ByteCounterRX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_ip_1 rise@50.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        17.495ns  (logic 3.001ns (17.153%)  route 14.494ns (82.847%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 48.562 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.724    -0.816    UUT/DMA_PHY/clk_out1
    SLICE_X5Y96          FDCE                                         r  UUT/DMA_PHY/ByteCounterRX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  UUT/DMA_PHY/ByteCounterRX_reg[12]/Q
                         net (fo=2, routed)           0.995     0.598    UUT/DMA_PHY/ByteCounterRX_reg_n_0_[12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.299     0.897 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.800     1.697    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     1.821 r  UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.833     2.654    UUT/DMA_PHY/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.778 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.500     3.278    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_22_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.402 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_14/O
                         net (fo=202, routed)         3.134     6.536    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.660 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20/O
                         net (fo=1, routed)           0.000     6.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_20_n_0
    SLICE_X7Y113         MUXF7 (Prop_muxf7_I1_O)      0.245     6.905 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11/O
                         net (fo=1, routed)           0.000     6.905    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_11_n_0
    SLICE_X7Y113         MUXF8 (Prop_muxf8_I0_O)      0.104     7.009 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7/O
                         net (fo=1, routed)           0.951     7.961    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.316     8.277 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__3_i_5/O
                         net (fo=1, routed)           0.642     8.919    UUT/DMA_PHY/contents_ram[63]_23[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124     9.043 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2/O
                         net (fo=1, routed)           0.603     9.646    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124     9.770 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__3_i_1/O
                         net (fo=71, routed)          1.755    11.525    UUT/DMA_PHY/D[4]
    SLICE_X8Y101         LUT4 (Prop_lut4_I3_O)        0.146    11.671 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    12.150    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    12.478 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    13.263    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    13.387 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    14.242    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    14.366 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    15.928    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    16.080 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.600    16.680    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.583    48.562    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C
                         clock pessimism              0.480    49.043    
                         clock uncertainty           -0.103    48.940    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.413    48.527    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         48.527    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 31.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.231    -0.194    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.245    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y94         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.283    -0.165    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.889    -0.784    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
                         clock uncertainty            0.103    -0.406    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.223    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X9Y98          FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.330    UUT/RS232_PHY/D[1]
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.847    -0.826    UUT/RS232_PHY/clk_out1
    SLICE_X10Y98         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.052    -0.396    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X15Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.322    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    UUT/RS232_PHY/Transmitter/Pulse_width[4]_i_1_n_0
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.103    -0.478    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.120    -0.358    UUT/RS232_PHY/Transmitter/Pulse_width_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.266%)  route 0.229ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.229    -0.212    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.299    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/DMA_PHY/clk_out1
    SLICE_X8Y100         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  UUT/DMA_PHY/TX_Data_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.314    UUT/RS232_PHY/D[5]
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/clk_out1
    SLICE_X9Y100         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.103    -0.478    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.066    -0.412    UUT/RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.404%)  route 0.181ns (31.596%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_7
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[8]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.103    -0.221    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.116    UUT/DMA_PHY/ByteCounterTX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.617%)  route 0.284ns (63.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y94          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.284    -0.141    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.888    -0.785    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y38         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.103    -0.428    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.245    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.151%)  route 0.157ns (45.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.570    -0.594    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[6]/Q
                         net (fo=3, routed)           0.157    -0.296    UUT/RS232_PHY/Transmitter/Pulse_width_reg_n_0_[6]
    SLICE_X14Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.251 r  UUT/RS232_PHY/Transmitter/Pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    UUT/RS232_PHY/Transmitter/Pulse_width[7]
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X14Y100        FDCE                                         r  UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.103    -0.475    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.121    -0.354    UUT/RS232_PHY/Transmitter/Pulse_width_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/ByteCounterTX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/ByteCounterTX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ip_1 rise@0.000ns - clk_out1_clk_ip rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.999%)  route 0.181ns (31.001%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.576    -0.588    UUT/DMA_PHY/clk_out1
    SLICE_X11Y99         FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  UUT/DMA_PHY/ByteCounterTX_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.267    UUT/DMA_PHY/ByteCounterTX_reg[4]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  UUT/DMA_PHY/ByteCounterTX[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.222    UUT/DMA_PHY/ByteCounterTX[4]_i_5_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.070 r  UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.069    UUT/DMA_PHY/ByteCounterTX_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    UUT/DMA_PHY/ByteCounterTX_reg[8]_i_1_n_5
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.841    -0.832    UUT/DMA_PHY/clk_out1
    SLICE_X11Y100        FDCE                                         r  UUT/DMA_PHY/ByteCounterTX_reg[10]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.103    -0.221    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105    -0.116    UUT/DMA_PHY/ByteCounterTX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.111    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_ip
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 4.416ns (42.594%)  route 5.952ns (57.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.815     1.401    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.296     1.697 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.581     2.277    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.401 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.556     5.958    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.535 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.535    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 4.626ns (44.909%)  route 5.674ns (55.091%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.815     1.401    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.318     1.719 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.846     2.565    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_2_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.328     2.893 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.013     5.906    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.467 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.467    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 4.270ns (45.666%)  route 5.081ns (54.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.510     1.096    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT6 (Prop_lut6_I4_O)        0.296     1.392 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.571     4.963    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.518 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.518    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.373ns (47.194%)  route 4.893ns (52.806%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.505     1.091    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I4_O)        0.296     1.387 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.665     2.052    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     2.176 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.723     4.898    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.432 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.432    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 4.269ns (46.594%)  route 4.893ns (53.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.647    -0.893    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y99         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/Q
                         net (fo=7, routed)           1.587     1.150    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[1]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.955     2.229    UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.124     2.353 r  UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.351     4.704    JA_IBUF__0[1]
    C17                  OBUF (Prop_obuf_I_O)         3.565     8.269 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.269    JA[1]
    C17                                                               r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.604ns (52.620%)  route 4.146ns (47.380%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.505     1.091    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I1_O)        0.322     1.413 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.718     2.130    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.326     2.456 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     4.380    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.917 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.917    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.619ns (53.594%)  route 4.000ns (46.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.346     0.932    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.322     1.254 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.594     1.848    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.176 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     4.236    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.786 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     7.786    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 4.332ns (53.772%)  route 3.724ns (46.228%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.346     0.932    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.296     1.228 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.664     1.891    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     2.015 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.715     3.730    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.223 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.223    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.251ns (55.890%)  route 3.355ns (44.110%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.826     1.412    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.708 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.237    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.772 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.772    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.010ns (55.663%)  route 3.194ns (44.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.710    -0.830    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y100         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/Q
                         net (fo=1, routed)           3.194     2.820    lopt_3
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.374 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.374    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.377ns (80.907%)  route 0.325ns (19.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.599    -0.565    clk
    SLICE_X1Y101         FDCE                                         r  i_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  i_data_out_reg[1]/Q
                         net (fo=1, routed)           0.325    -0.099    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.137 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.137    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.362ns (79.043%)  route 0.361ns (20.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.596    -0.568    clk
    SLICE_X0Y111         FDCE                                         r  i_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  i_data_out_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.066    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.155 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.155    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.394ns (77.007%)  route 0.416ns (22.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.596    -0.568    clk
    SLICE_X0Y111         FDCE                                         r  i_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  i_data_out_reg[2]/Q
                         net (fo=1, routed)           0.416    -0.011    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.242 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.242    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.393ns (75.595%)  route 0.450ns (24.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.605    -0.559    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  i_data_out_reg[4]/Q
                         net (fo=1, routed)           0.450     0.032    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.284 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.284    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.380ns (73.385%)  route 0.501ns (26.615%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y105         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.154    -0.271    UUT/RAM_PHY/RAM_especifica/sel0[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     0.120    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.315 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     1.315    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.421ns (74.373%)  route 0.489ns (25.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.597    -0.567    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  contador_reg[16]/Q
                         net (fo=18, routed)          0.489     0.050    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.293     1.343 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     1.343    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.392ns (73.038%)  route 0.514ns (26.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.605    -0.559    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  i_data_out_reg[3]/Q
                         net (fo=1, routed)           0.514     0.096    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.347 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.347    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.424ns (69.888%)  route 0.614ns (30.112%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y106         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=8, routed)           0.162    -0.263    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_n_0_[49][0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.451     0.233    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.472 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     1.472    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.437ns (69.354%)  route 0.635ns (30.646%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y105         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.154    -0.271    UUT/RAM_PHY/RAM_especifica/sel0[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.481     0.255    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.506 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     1.506    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.394ns (64.535%)  route 0.766ns (35.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y101         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/Q
                         net (fo=1, routed)           0.766     0.341    lopt
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.594 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.594    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_ip_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 4.416ns (42.594%)  route 5.952ns (57.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.815     1.401    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.296     1.697 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.581     2.277    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.401 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.556     5.958    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.535 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.535    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 4.626ns (44.909%)  route 5.674ns (55.091%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.815     1.401    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.318     1.719 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.846     2.565    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_2_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.328     2.893 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.013     5.906    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.467 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.467    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 4.270ns (45.666%)  route 5.081ns (54.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.510     1.096    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT6 (Prop_lut6_I4_O)        0.296     1.392 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.571     4.963    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.518 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.518    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.373ns (47.194%)  route 4.893ns (52.806%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.505     1.091    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I4_O)        0.296     1.387 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.665     2.052    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.124     2.176 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.723     4.898    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.432 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.432    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 4.269ns (46.594%)  route 4.893ns (53.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.647    -0.893    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X13Y99         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/Q
                         net (fo=7, routed)           1.587     1.150    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[1]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.955     2.229    UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.124     2.353 r  UUT/RS232_PHY/Transmitter/JA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.351     4.704    JA_IBUF__0[1]
    C17                  OBUF (Prop_obuf_I_O)         3.565     8.269 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.269    JA[1]
    C17                                                               r  JA[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.604ns (52.620%)  route 4.146ns (47.380%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.505     1.091    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I1_O)        0.322     1.413 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.718     2.130    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.326     2.456 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     4.380    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.917 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.917    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.619ns (53.594%)  route 4.000ns (46.406%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.346     0.932    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.322     1.254 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.594     1.848    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.176 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     4.236    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.786 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     7.786    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 4.332ns (53.772%)  route 3.724ns (46.228%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.346     0.932    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.296     1.228 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.664     1.891    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.124     2.015 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.715     3.730    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.223 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.223    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.251ns (55.890%)  route 3.355ns (44.110%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.707    -0.833    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.419    -0.414 f  contador_reg[16]/Q
                         net (fo=18, routed)          1.826     1.412    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.708 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.237    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.772 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.772    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.010ns (55.663%)  route 3.194ns (44.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.710    -0.830    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y100         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]_lopt_replica/Q
                         net (fo=1, routed)           3.194     2.820    lopt_3
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.374 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.374    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.377ns (80.907%)  route 0.325ns (19.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.599    -0.565    clk
    SLICE_X1Y101         FDCE                                         r  i_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  i_data_out_reg[1]/Q
                         net (fo=1, routed)           0.325    -0.099    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.137 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.137    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.362ns (79.043%)  route 0.361ns (20.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.596    -0.568    clk
    SLICE_X0Y111         FDCE                                         r  i_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  i_data_out_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.066    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.155 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.155    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.394ns (77.007%)  route 0.416ns (22.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.596    -0.568    clk
    SLICE_X0Y111         FDCE                                         r  i_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  i_data_out_reg[2]/Q
                         net (fo=1, routed)           0.416    -0.011    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.242 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.242    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.393ns (75.595%)  route 0.450ns (24.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.605    -0.559    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  i_data_out_reg[4]/Q
                         net (fo=1, routed)           0.450     0.032    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.284 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.284    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.380ns (73.385%)  route 0.501ns (26.615%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y105         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.154    -0.271    UUT/RAM_PHY/RAM_especifica/sel0[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     0.120    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.315 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     1.315    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.421ns (74.373%)  route 0.489ns (25.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.597    -0.567    clk
    SLICE_X1Y109         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  contador_reg[16]/Q
                         net (fo=18, routed)          0.489     0.050    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.293     1.343 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     1.343    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.392ns (73.038%)  route 0.514ns (26.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.605    -0.559    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  i_data_out_reg[3]/Q
                         net (fo=1, routed)           0.514     0.096    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.347 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.347    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.424ns (69.888%)  route 0.614ns (30.112%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y106         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=8, routed)           0.162    -0.263    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_n_0_[49][0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.451     0.233    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.472 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     1.472    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.437ns (69.354%)  route 0.635ns (30.646%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y105         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/Q
                         net (fo=8, routed)           0.154    -0.271    UUT/RAM_PHY/RAM_especifica/sel0[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.481     0.255    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.506 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     1.506    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.394ns (64.535%)  route 0.766ns (35.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y101         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]_lopt_replica/Q
                         net (fo=1, routed)           0.766     0.341    lopt
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.594 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.594    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_ip
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_ip
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_ip
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_ip
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_ip_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_ip
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_ip
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_ip
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_ip

Max Delay          1807 Endpoints
Min Delay          1807 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.047ns  (logic 3.972ns (19.815%)  route 16.075ns (80.185%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    20.047    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    -1.513    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.969ns  (logic 3.972ns (19.893%)  route 15.997ns (80.107%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    19.969    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.911ns  (logic 3.973ns (19.956%)  route 15.938ns (80.044%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    19.911    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    -1.436    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.902ns  (logic 3.973ns (19.965%)  route 15.929ns (80.035%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    19.902    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    -1.435    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[3]/C

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            UUT/RS232_PHY/LineRD_in_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.268ns (36.919%)  route 0.458ns (63.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.458     0.726    UUT/RS232_PHY/JA_IBUF[0]
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/LineRD_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/BTNU_IBUF
    SLICE_X1Y96          FDPE                                         f  UUT/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDPE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDCE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDCE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDCE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDCE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            i_data_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.254ns (30.317%)  route 0.583ns (69.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.583     0.836    BTNU_IBUF
    SLICE_X1Y98          FDCE                                         f  i_data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.878    -0.795    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_ip_1

Max Delay          1807 Endpoints
Min Delay          1807 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.047ns  (logic 3.972ns (19.815%)  route 16.075ns (80.185%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.807    20.047    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.508    -1.513    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X11Y111        FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][7]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.989ns  (logic 3.972ns (19.873%)  route 16.017ns (80.127%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.749    19.989    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.582    -1.439    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.969ns  (logic 3.972ns (19.893%)  route 15.997ns (80.107%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.562    19.088    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.152    19.240 r  UUT/DMA_PHY/contents_ram[8][7]_i_1/O
                         net (fo=8, routed)           0.729    19.969    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][0]_0[0]
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.911ns  (logic 3.973ns (19.956%)  route 15.938ns (80.044%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.837    19.911    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.585    -1.436    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y112         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.902ns  (logic 3.973ns (19.965%)  route 15.929ns (80.035%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.828    19.902    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.586    -1.435    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y111         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.862ns  (logic 3.973ns (20.005%)  route 15.888ns (79.995%))
  Logic Levels:           15  (IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=54, routed)          3.431     4.898    UUT/RAM_PHY/RAM_especifica/BTNR_IBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150     5.048 r  UUT/RAM_PHY/RAM_especifica/i_data_out[7]_i_1/O
                         net (fo=15, routed)          1.790     6.838    UUT/DMA_PHY/contents_ram_reg[4][0]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I4_O)        0.348     7.186 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.441     7.627    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=202, routed)         2.097     9.847    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_35_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     9.971 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     9.971    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I0_O)      0.212    10.183 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13/O
                         net (fo=1, routed)           0.805    10.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_13_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.299    11.287 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8/O
                         net (fo=1, routed)           0.405    11.692    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_8_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.816 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           0.920    12.736    UUT/DMA_PHY/contents_ram[63]_23[5]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.291    13.152    UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.276 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=71, routed)          1.408    14.684    UUT/DMA_PHY/D[5]
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.148    14.832 f  UUT/DMA_PHY/contents_ram[17][7]_i_4/O
                         net (fo=1, routed)           0.478    15.310    UUT/DMA_PHY/contents_ram[17][7]_i_4_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.328    15.638 r  UUT/DMA_PHY/contents_ram[17][7]_i_3/O
                         net (fo=27, routed)          0.785    16.424    UUT/DMA_PHY/contents_ram[17][7]_i_3_n_0
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    16.548 f  UUT/DMA_PHY/contents_ram[63][7]_i_2/O
                         net (fo=11, routed)          0.855    17.403    UUT/DMA_PHY/contents_ram[63][7]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    17.527 f  UUT/DMA_PHY/contents_ram[15][7]_i_2/O
                         net (fo=10, routed)          1.395    18.921    UUT/DMA_PHY/contents_ram[15][7]_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.153    19.074 r  UUT/DMA_PHY/contents_ram[9][7]_i_1/O
                         net (fo=8, routed)           0.788    19.862    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][0]_0[0]
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         1.584    -1.437    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y113         FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.226%)  route 0.446ns (63.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.446     0.700    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X0Y95          FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X0Y95          FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[3]/C

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            UUT/RS232_PHY/LineRD_in_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.268ns (36.919%)  route 0.458ns (63.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.458     0.726    UUT/RS232_PHY/JA_IBUF[0]
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/LineRD_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/BTNU_IBUF
    SLICE_X1Y96          FDPE                                         f  UUT/RS232_PHY/LineRD_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/LineRD_in_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDPE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDPE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDCE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDCE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.254ns (32.921%)  route 0.517ns (67.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.517     0.770    UUT/RS232_PHY/Receiver/BTNU_IBUF
    SLICE_X1Y96          FDCE                                         f  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.877    -0.796    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X1Y96          FDCE                                         r  UUT/RS232_PHY/Receiver/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            i_data_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ip_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.254ns (30.317%)  route 0.583ns (69.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=536, routed)         0.583     0.836    BTNU_IBUF
    SLICE_X1Y98          FDCE                                         f  i_data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ip_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_ip
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=748, routed)         0.878    -0.795    clk
    SLICE_X1Y98          FDCE                                         r  i_data_out_reg[3]/C





