

================================================================
== Synthesis Summary Report of 'substitute'
================================================================
+ General Information: 
    * Date:           Wed Nov 23 13:24:36 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        demo
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ substitute  |     -|  3.12|        1|  10.000|         -|        2|     -|        no|     -|   -|  188 (~0%)|  356 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r       | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r      | 0x18   | 32    | R      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_ctrl | 0x1c   | 32    | R      | Control signal of output_r       | 0=output_r_ap_vld                                                    |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| input    | in        | char const  |
| output   | out       | char*       |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+
| Argument | HW Interface  | HW Type   |
+----------+---------------+-----------+
| input    | s_axi_control | interface |
| output   | s_axi_control | interface |
+----------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + substitute         | 0   |        |          |     |        |         |
|   add_ln15_fu_124_p2 | -   |        | add_ln15 | add | fabric | 0       |
|   diff_fu_156_p2     | -   |        | diff     | sub | fabric | 0       |
|   add_ln21_fu_175_p2 | -   |        | add_ln21 | add | fabric | 0       |
|   add_ln23_fu_145_p2 | -   |        | add_ln23 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + substitute       | 0    | 0    |        |                |         |      |         |
|   substitute_key_U | -    | -    |        | substitute_key | rom_2p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+-------------------------------------------------------------+
| Type      | Options                        | Location                                                    |
+-----------+--------------------------------+-------------------------------------------------------------+
| interface | mode=s_axilite port=substitute | ../../../Code/demo/substitute.c:5 in substitute, substitute |
| interface | mode=s_axilite port=input      | ../../../Code/demo/substitute.c:6 in substitute, input      |
| interface | mode=s_axilite port=output     | ../../../Code/demo/substitute.c:7 in substitute, output     |
+-----------+--------------------------------+-------------------------------------------------------------+


