
*** Running vivado
    with args -log lab_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_8.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab_8.tcl -notrace
Command: synth_design -top lab_8 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 354.953 ; gain = 98.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_8' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'inst' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:22]
INFO: [Synth 8-638] synthesizing module 'calculator_screen' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:118]
	Parameter CUADRILLA_XI bound to: 212 - type: integer 
	Parameter CUADRILLA_XF bound to: 812 - type: integer 
	Parameter CUADRILLA_YI bound to: 300 - type: integer 
	Parameter CUADRILLA_YF bound to: 700 - type: integer 
	Parameter GRID_X_OFFSET bound to: 25 - type: integer 
	Parameter GRID_Y_OFFSET bound to: 18 - type: integer 
	Parameter FIRST_SQRT_X bound to: 212 - type: integer 
	Parameter FIRST_SQRT_Y bound to: 300 - type: integer 
	Parameter COLOR_BLUE bound to: 12'b000000001111 
	Parameter COLOR_YELLOW bound to: 12'b111111110000 
	Parameter COLOR_RED bound to: 12'b111100000000 
	Parameter COLOR_BLACK bound to: 12'b000000000000 
	Parameter COLOR_WHITE bound to: 12'b111111111111 
	Parameter COLOR_CYAN bound to: 12'b000011111111 
	Parameter COLOR_GREEN bound to: 12'b000011110000 
	Parameter COLOR_MAGENTA bound to: 12'b111100001111 
INFO: [Synth 8-638] synthesizing module 'driver_vga_1024x768' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/driver_vga.sv:70]
	Parameter hpixels bound to: 11'b10101010000 
	Parameter vlines bound to: 11'b01100100101 
	Parameter hfp bound to: 11'b00001000000 
	Parameter hsc bound to: 11'b00001101000 
	Parameter hbp bound to: 11'b00010101000 
	Parameter vfp bound to: 11'b00000000011 
	Parameter vsc bound to: 11'b00000000100 
	Parameter vbp bound to: 11'b00000011110 
INFO: [Synth 8-256] done synthesizing module 'driver_vga_1024x768' (2#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/driver_vga.sv:70]
WARNING: [Synth 8-689] width (11) of port connection 'hc_visible' does not match port width (10) of module 'driver_vga_1024x768' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:151]
WARNING: [Synth 8-689] width (11) of port connection 'vc_visible' does not match port width (10) of module 'driver_vga_1024x768' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:152]
INFO: [Synth 8-638] synthesizing module 'template_6x4_600x400' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/templates.sv:29]
	Parameter d_col bound to: 8'b00011001 
	Parameter d_row bound to: 7'b0011001 
	Parameter zeros_col bound to: 2'b00 
	Parameter zeros_row bound to: 2'b00 
	Parameter GRID_XI bound to: 212 - type: integer 
	Parameter GRID_XF bound to: 812 - type: integer 
	Parameter GRID_YI bound to: 300 - type: integer 
	Parameter GRID_YF bound to: 700 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'template_6x4_600x400' (3#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/templates.sv:29]
INFO: [Synth 8-638] synthesizing module 'show_one_char' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 237 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 286 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-638] synthesizing module 'characters' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/characters.sv:21]
INFO: [Synth 8-256] done synthesizing module 'characters' (4#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/characters.sv:21]
INFO: [Synth 8-256] done synthesizing module 'show_one_char' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 337 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 386 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized0' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized1' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 437 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 486 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized1' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized2' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 537 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 586 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized2' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized3' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 237 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 286 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized3' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized4' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 337 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 386 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized4' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized5' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 437 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 486 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized5' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized6' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 537 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 586 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized6' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized7' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 237 - type: integer 
	Parameter CHAR_Y_LOC bound to: 518 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 286 - type: integer 
	Parameter CHAR_Y_TOP bound to: 581 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized7' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized8' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 337 - type: integer 
	Parameter CHAR_Y_LOC bound to: 518 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 386 - type: integer 
	Parameter CHAR_Y_TOP bound to: 581 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized8' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized9' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 437 - type: integer 
	Parameter CHAR_Y_LOC bound to: 518 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 486 - type: integer 
	Parameter CHAR_Y_TOP bound to: 581 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized9' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized10' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 537 - type: integer 
	Parameter CHAR_Y_LOC bound to: 518 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 586 - type: integer 
	Parameter CHAR_Y_TOP bound to: 581 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized10' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized11' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 237 - type: integer 
	Parameter CHAR_Y_LOC bound to: 618 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 286 - type: integer 
	Parameter CHAR_Y_TOP bound to: 681 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized11' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized12' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 337 - type: integer 
	Parameter CHAR_Y_LOC bound to: 618 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 386 - type: integer 
	Parameter CHAR_Y_TOP bound to: 681 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized12' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized13' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 437 - type: integer 
	Parameter CHAR_Y_LOC bound to: 618 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 486 - type: integer 
	Parameter CHAR_Y_TOP bound to: 681 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized13' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized14' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 537 - type: integer 
	Parameter CHAR_Y_LOC bound to: 618 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 586 - type: integer 
	Parameter CHAR_Y_TOP bound to: 681 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized14' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized15' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 637 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 686 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized15' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized16' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 737 - type: integer 
	Parameter CHAR_Y_LOC bound to: 318 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 786 - type: integer 
	Parameter CHAR_Y_TOP bound to: 381 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized16' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized17' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 637 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 686 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized17' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized18' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 737 - type: integer 
	Parameter CHAR_Y_LOC bound to: 418 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 786 - type: integer 
	Parameter CHAR_Y_TOP bound to: 481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized18' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized19' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 637 - type: integer 
	Parameter CHAR_Y_LOC bound to: 518 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 686 - type: integer 
	Parameter CHAR_Y_TOP bound to: 581 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized19' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
INFO: [Synth 8-638] synthesizing module 'show_one_line' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 5 - type: integer 
	Parameter LINE_X_LOCATION bound to: 729 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 527 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 2 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 65 - type: integer 
	Parameter MENU_HEIGHT bound to: 45 - type: integer 
	Parameter LINE_X_TOP bound to: 794 - type: integer 
	Parameter LINE_Y_TOP bound to: 572 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 5 - type: integer 
	Parameter LINE_X_LOCATION bound to: 614 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 627 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 95 - type: integer 
	Parameter MENU_HEIGHT bound to: 45 - type: integer 
	Parameter LINE_X_TOP bound to: 709 - type: integer 
	Parameter LINE_Y_TOP bound to: 672 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized0' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized1' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 5 - type: integer 
	Parameter LINE_X_LOCATION bound to: 714 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 627 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 95 - type: integer 
	Parameter MENU_HEIGHT bound to: 45 - type: integer 
	Parameter LINE_X_TOP bound to: 809 - type: integer 
	Parameter LINE_Y_TOP bound to: 672 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized1' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized2' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 324 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 266 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 4 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 75 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 399 - type: integer 
	Parameter LINE_Y_TOP bound to: 293 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized2' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized3' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 424 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 266 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 4 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 75 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 499 - type: integer 
	Parameter LINE_Y_TOP bound to: 293 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized3' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized4' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 524 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 266 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 4 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 75 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 599 - type: integer 
	Parameter LINE_Y_TOP bound to: 293 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized4' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized5' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 624 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 266 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 4 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 75 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 699 - type: integer 
	Parameter LINE_Y_TOP bound to: 293 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized5' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized6' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 4 - type: integer 
	Parameter ancho_pixel bound to: 8 - type: integer 
	Parameter LINE_X_LOCATION bound to: 324 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 172 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 5 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 248 - type: integer 
	Parameter MENU_HEIGHT bound to: 72 - type: integer 
	Parameter LINE_X_TOP bound to: 572 - type: integer 
	Parameter LINE_Y_TOP bound to: 244 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized6' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized7' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 592 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 176 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 57 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 649 - type: integer 
	Parameter LINE_Y_TOP bound to: 203 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized7' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized8' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 592 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 206 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 57 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 649 - type: integer 
	Parameter LINE_Y_TOP bound to: 233 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized8' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized9' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 649 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 176 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 21 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 670 - type: integer 
	Parameter LINE_Y_TOP bound to: 203 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized9' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized10' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 649 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 206 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 21 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 670 - type: integer 
	Parameter LINE_Y_TOP bound to: 233 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized10' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized11' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 324 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 125 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 57 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 381 - type: integer 
	Parameter LINE_Y_TOP bound to: 152 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized11' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized12' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 324 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 78 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 57 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 381 - type: integer 
	Parameter LINE_Y_TOP bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized12' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized13' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 324 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 31 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 3 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 57 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 381 - type: integer 
	Parameter LINE_Y_TOP bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized13' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized14' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 401 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 125 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 21 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 422 - type: integer 
	Parameter LINE_Y_TOP bound to: 152 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized14' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized15' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 401 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 78 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 5 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 93 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 494 - type: integer 
	Parameter LINE_Y_TOP bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized15' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_line__parameterized16' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 3 - type: integer 
	Parameter LINE_X_LOCATION bound to: 401 - type: integer 
	Parameter LINE_Y_LOCATION bound to: 31 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 5 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 93 - type: integer 
	Parameter MENU_HEIGHT bound to: 27 - type: integer 
	Parameter LINE_X_TOP bound to: 494 - type: integer 
	Parameter LINE_Y_TOP bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_line__parameterized16' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:242]
INFO: [Synth 8-638] synthesizing module 'show_one_char__parameterized20' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
	Parameter n bound to: 3 - type: integer 
	Parameter ancho_pixel bound to: 7 - type: integer 
	Parameter CHAR_X_LOC bound to: 25 - type: integer 
	Parameter CHAR_Y_LOC bound to: 18 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 1 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 1 - type: integer 
	Parameter MENU_WIDTH bound to: 49 - type: integer 
	Parameter MENU_HEIGHT bound to: 63 - type: integer 
	Parameter CHAR_X_TOP bound to: 74 - type: integer 
	Parameter CHAR_Y_TOP bound to: 81 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'show_one_char__parameterized20' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/text_square.sv:432]
WARNING: [Synth 8-3848] Net text_sqrt_bg in module/entity calculator_screen does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:178]
WARNING: [Synth 8-3848] Net text_sqrt_fg in module/entity calculator_screen does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:177]
INFO: [Synth 8-256] done synthesizing module 'calculator_screen' (7#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:118]
WARNING: [Synth 8-3848] Net LED in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:5]
WARNING: [Synth 8-3848] Net CA in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CB in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CC in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CD in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CE in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CF in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net CG in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:6]
WARNING: [Synth 8-3848] Net DP in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:7]
WARNING: [Synth 8-3848] Net AN in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:8]
WARNING: [Synth 8-3848] Net op in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:37]
WARNING: [Synth 8-3848] Net pos_x in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:38]
WARNING: [Synth 8-3848] Net pos_y in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:39]
WARNING: [Synth 8-3848] Net op1 in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:40]
WARNING: [Synth 8-3848] Net op2 in module/entity lab_8 does not have driver. [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:40]
INFO: [Synth 8-256] done synthesizing module 'lab_8' (8#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[2]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[0]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[15]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[14]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[13]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[12]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[11]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[10]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[9]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[8]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[7]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[6]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[5]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[4]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[3]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[2]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[0]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[15]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[14]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[13]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[12]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[11]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[10]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[9]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[8]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[7]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[6]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[5]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[4]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[3]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[2]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op2[0]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[15]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[14]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[13]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[12]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[11]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[10]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[9]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[8]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[7]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[6]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[5]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[4]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[3]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[2]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port input_screen[0]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[15]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[14]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[13]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[12]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[11]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[10]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[9]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[8]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[7]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[6]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[5]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[4]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[3]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[2]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[1]
WARNING: [Synth 8-3331] design lab_8 has unconnected port LED[0]
WARNING: [Synth 8-3331] design lab_8 has unconnected port CA
WARNING: [Synth 8-3331] design lab_8 has unconnected port CB
WARNING: [Synth 8-3331] design lab_8 has unconnected port CC
WARNING: [Synth 8-3331] design lab_8 has unconnected port CD
WARNING: [Synth 8-3331] design lab_8 has unconnected port CE
WARNING: [Synth 8-3331] design lab_8 has unconnected port CF
WARNING: [Synth 8-3331] design lab_8 has unconnected port CG
WARNING: [Synth 8-3331] design lab_8 has unconnected port DP
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[7]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[6]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[5]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[4]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[3]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[2]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[1]
WARNING: [Synth 8-3331] design lab_8 has unconnected port AN[0]
WARNING: [Synth 8-3331] design lab_8 has unconnected port SW[1]
WARNING: [Synth 8-3331] design lab_8 has unconnected port BTNC
WARNING: [Synth 8-3331] design lab_8 has unconnected port BTNU
WARNING: [Synth 8-3331] design lab_8 has unconnected port BTNL
WARNING: [Synth 8-3331] design lab_8 has unconnected port BTNR
WARNING: [Synth 8-3331] design lab_8 has unconnected port BTND
WARNING: [Synth 8-3331] design lab_8 has unconnected port CPU_RESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 434.402 ; gain = 177.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line42:pos_x[2] to constant 0 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line42:pos_x[1] to constant 0 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line42:pos_x[0] to constant 0 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line42:pos_y[1] to constant 0 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line42:pos_y[0] to constant 0 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/sources_1/imports/archivos_base_sesion_8/lab_8.sv:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 434.402 ; gain = 177.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/dcp1/clk_wiz_0_in_context.xdc] for cell 'inst'
Finished Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/dcp1/clk_wiz_0_in_context.xdc] for cell 'inst'
Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 796.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 796.195 ; gain = 539.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 796.195 ; gain = 539.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/.Xil/Vivado-9056-DESKTOP-IVCKHT4/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 796.195 ; gain = 539.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VGA_COLOR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw0c" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 796.195 ; gain = 539.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     11 Bit       Adders := 84    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 81    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 159   
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 81    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 18    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 159   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 82    
	   4 Input      8 Bit        Muxes := 80    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 18    
	   4 Input      6 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 238   
	   4 Input      3 Bit        Muxes := 80    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 141   
	   4 Input      1 Bit        Muxes := 98    
	   3 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module driver_vga_1024x768 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
Module template_6x4_600x400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module show_one_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_line__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module show_one_char__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module calculator_screen 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[2]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[1]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op[0]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[15]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[14]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[13]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[12]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[11]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[10]
WARNING: [Synth 8-3331] design calculator_screen has unconnected port op1[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (p28/contador_pixels_horizontales_reg[3]) is unused and will be removed from module calculator_screen.
WARNING: [Synth 8-3332] Sequential element (p28/contador_pixels_verticales_reg[3]) is unused and will be removed from module calculator_screen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 848.930 ; gain = 592.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
|characters  | vec_char   | 256x35        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clk_out1' to pin 'inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 932.121 ; gain = 675.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 962.109 ; gain = 705.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     6|
|3     |LUT1      |   159|
|4     |LUT2      |   277|
|5     |LUT3      |   306|
|6     |LUT4      |   339|
|7     |LUT5      |   536|
|8     |LUT6      |   713|
|9     |MUXF7     |    16|
|10    |MUXF8     |     3|
|11    |FDRE      |  1272|
|12    |IBUF      |     1|
|13    |OBUF      |    14|
|14    |OBUFT     |    32|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+-------------------------------+------+
|      |Instance         |Module                         |Cells |
+------+-----------------+-------------------------------+------+
|1     |top              |                               |  3676|
|2     |  nolabel_line42 |calculator_screen              |  3627|
|3     |    ce           |show_one_line                  |    80|
|4     |      m_ch       |characters_36                  |     4|
|5     |    ch_00        |show_one_char                  |    68|
|6     |      m_ch       |characters_35                  |     1|
|7     |    ch_01        |show_one_char__parameterized0  |    69|
|8     |      m_ch       |characters_34                  |     1|
|9     |    ch_02        |show_one_char__parameterized1  |    69|
|10    |      m_ch       |characters_33                  |     1|
|11    |    ch_03        |show_one_char__parameterized2  |    68|
|12    |      m_ch       |characters_32                  |     1|
|13    |    ch_04        |show_one_char__parameterized3  |    66|
|14    |      m_ch       |characters_31                  |     1|
|15    |    ch_05        |show_one_char__parameterized4  |    66|
|16    |      m_ch       |characters_30                  |     1|
|17    |    ch_06        |show_one_char__parameterized5  |    66|
|18    |      m_ch       |characters_29                  |     1|
|19    |    ch_07        |show_one_char__parameterized6  |    67|
|20    |      m_ch       |characters_28                  |     1|
|21    |    ch_08        |show_one_char__parameterized7  |    66|
|22    |      m_ch       |characters_27                  |     1|
|23    |    ch_09        |show_one_char__parameterized8  |    66|
|24    |      m_ch       |characters_26                  |     1|
|25    |    ch_10        |show_one_char__parameterized9  |    66|
|26    |      m_ch       |characters_25                  |     1|
|27    |    ch_11        |show_one_char__parameterized10 |    67|
|28    |      m_ch       |characters_24                  |     1|
|29    |    ch_12        |show_one_char__parameterized11 |    66|
|30    |      m_ch       |characters_23                  |     1|
|31    |    ch_13        |show_one_char__parameterized12 |    66|
|32    |      m_ch       |characters_22                  |     1|
|33    |    ch_14        |show_one_char__parameterized13 |    66|
|34    |      m_ch       |characters_21                  |     1|
|35    |    ch_15        |show_one_char__parameterized14 |    66|
|36    |      m_ch       |characters_20                  |     1|
|37    |    ch_16        |show_one_char__parameterized15 |    68|
|38    |    ch_17        |show_one_char__parameterized16 |    68|
|39    |    ch_18        |show_one_char__parameterized17 |    68|
|40    |      m_ch       |characters_19                  |     1|
|41    |    ch_19        |show_one_char__parameterized18 |    67|
|42    |      m_ch       |characters_18                  |     2|
|43    |    ch_20        |show_one_char__parameterized19 |    66|
|44    |      m_ch       |characters_17                  |     1|
|45    |    ch_39        |show_one_char__parameterized20 |    65|
|46    |      m_ch       |characters_16                  |     4|
|47    |    clr          |show_one_line__parameterized1  |    86|
|48    |      m_ch       |characters_15                  |     8|
|49    |    exe          |show_one_line__parameterized0  |    82|
|50    |      m_ch       |characters_14                  |     4|
|51    |    m_driver     |driver_vga_1024x768            |   611|
|52    |    p24          |show_one_line__parameterized2  |    80|
|53    |      m_ch       |characters_13                  |     3|
|54    |    p25          |show_one_line__parameterized3  |    79|
|55    |      m_ch       |characters_12                  |     3|
|56    |    p26          |show_one_line__parameterized4  |    82|
|57    |      m_ch       |characters_11                  |     4|
|58    |    p27          |show_one_line__parameterized5  |    78|
|59    |      m_ch       |characters_10                  |     3|
|60    |    p28          |show_one_line__parameterized6  |    80|
|61    |      m_ch       |characters_9                   |     3|
|62    |    p29          |show_one_line__parameterized7  |    86|
|63    |      m_ch       |characters_8                   |     8|
|64    |    p30          |show_one_line__parameterized8  |    87|
|65    |      m_ch       |characters_7                   |     8|
|66    |    p31          |show_one_line__parameterized10 |    83|
|67    |      m_ch       |characters_6                   |     3|
|68    |    p32          |show_one_line__parameterized13 |    87|
|69    |      m_ch       |characters_5                   |    10|
|70    |    p33          |show_one_line__parameterized12 |    97|
|71    |      m_ch       |characters_4                   |    19|
|72    |    p34          |show_one_line__parameterized11 |    86|
|73    |      m_ch       |characters_3                   |     9|
|74    |    p35          |show_one_line__parameterized16 |    83|
|75    |      m_ch       |characters_2                   |     4|
|76    |    p36          |show_one_line__parameterized15 |    81|
|77    |      m_ch       |characters_1                   |     3|
|78    |    p37          |show_one_line__parameterized14 |    80|
|79    |      m_ch       |characters_0                   |     3|
|80    |    p38          |show_one_line__parameterized9  |    81|
|81    |      m_ch       |characters                     |     2|
|82    |    template_1   |template_6x4_600x400           |    48|
+------+-----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1052.977 ; gain = 796.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 1052.977 ; gain = 434.684
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 1052.977 ; gain = 796.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:12 . Memory (MB): peak = 1052.977 ; gain = 807.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/mewf1/Documents/Vivado/lab_2/exp_8_pp4/exp_8_pp4.runs/synth_1/lab_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_8_utilization_synth.rpt -pb lab_8_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1052.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug  5 23:12:58 2018...
