
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

38 0 0
21 73 0
2 19 0
1 31 0
0 19 0
27 73 0
29 1 0
0 51 0
73 50 0
0 40 0
63 2 0
2 6 0
2 7 0
43 72 0
0 45 0
1 7 0
1 8 0
1 4 0
1 5 0
72 32 0
2 4 0
1 3 0
7 1 0
0 67 0
72 8 0
72 3 0
31 1 0
31 2 0
72 6 0
32 1 0
0 56 0
30 1 0
3 7 0
2 24 0
2 25 0
3 24 0
1 24 0
71 4 0
70 2 0
72 34 0
72 2 0
72 4 0
71 1 0
71 5 0
70 5 0
4 3 0
5 3 0
2 1 0
3 2 0
3 3 0
71 3 0
4 4 0
2 3 0
5 4 0
24 0 0
4 2 0
3 1 0
0 25 0
0 12 0
3 0 0
0 4 0
1 1 0
5 1 0
72 43 0
44 72 0
71 31 0
40 71 0
73 4 0
73 49 0
72 23 0
73 57 0
37 73 0
73 13 0
0 1 0
0 52 0
71 6 0
72 56 0
1 32 0
0 44 0
1 65 0
73 67 0
0 37 0
1 68 0
70 70 0
72 71 0
67 69 0
67 68 0
5 0 0
3 6 0
0 53 0
0 6 0
72 70 0
69 6 0
0 46 0
72 69 0
55 73 0
67 71 0
73 28 0
68 68 0
68 69 0
60 4 0
42 72 0
66 3 0
69 72 0
70 4 0
0 31 0
67 1 0
70 72 0
68 0 0
73 68 0
2 29 0
32 72 0
45 70 0
1 2 0
1 57 0
73 65 0
25 71 0
70 22 0
39 72 0
38 73 0
0 36 0
1 25 0
73 31 0
72 22 0
68 1 0
72 21 0
66 1 0
73 61 0
2 8 0
43 71 0
68 4 0
40 72 0
73 56 0
30 2 0
2 23 0
1 6 0
45 69 0
3 23 0
59 0 0
0 11 0
73 43 0
72 52 0
1 21 0
72 66 0
1 53 0
67 2 0
73 21 0
69 3 0
72 18 0
72 17 0
73 1 0
73 23 0
61 2 0
41 72 0
65 1 0
1 22 0
0 9 0
1 23 0
73 35 0
71 21 0
15 73 0
68 72 0
1 11 0
66 4 0
71 7 0
28 3 0
72 57 0
0 68 0
25 0 0
2 31 0
1 66 0
71 9 0
66 5 0
71 10 0
65 4 0
63 72 0
47 73 0
1 30 0
61 73 0
2 21 0
71 68 0
1 0 0
42 71 0
19 73 0
4 1 0
73 24 0
0 30 0
64 4 0
58 0 0
65 5 0
1 48 0
69 67 0
68 66 0
71 22 0
71 0 0
66 2 0
65 3 0
1 72 0
66 70 0
71 32 0
1 26 0
2 22 0
0 35 0
71 69 0
1 20 0
2 0 0
36 0 0
4 5 0
66 0 0
33 72 0
71 67 0
70 67 0
70 1 0
71 70 0
6 3 0
2 73 0
69 71 0
1 35 0
41 73 0
54 73 0
62 1 0
67 72 0
73 14 0
72 67 0
72 30 0
68 3 0
67 3 0
51 0 0
72 29 0
0 60 0
69 5 0
72 31 0
0 27 0
64 72 0
64 2 0
3 4 0
72 9 0
69 2 0
0 29 0
73 2 0
1 19 0
65 2 0
61 3 0
62 2 0
68 2 0
59 1 0
1 44 0
61 1 0
2 32 0
25 73 0
4 6 0
60 1 0
1 27 0
68 65 0
49 73 0
60 3 0
1 18 0
69 4 0
70 21 0
72 7 0
60 2 0
6 2 0
0 10 0
12 0 0
67 0 0
1 73 0
64 3 0
73 37 0
73 52 0
69 21 0
72 73 0
61 72 0
70 3 0
70 69 0
68 5 0
2 5 0
0 22 0
62 72 0
41 71 0
0 8 0
2 2 0
52 0 0
34 73 0
44 0 0
69 73 0
68 71 0
70 6 0
73 47 0
73 9 0
52 1 0
64 73 0
9 1 0
2 26 0
63 0 0
71 2 0
68 70 0
65 72 0
2 65 0
70 23 0
65 71 0
65 69 0
65 70 0
43 70 0
69 70 0
13 73 0
1 59 0
1 10 0
71 30 0
0 3 0
64 70 0
72 55 0
63 1 0
55 0 0
30 3 0
56 73 0
72 20 0
69 1 0
64 1 0
72 33 0
71 20 0
0 24 0
73 59 0
64 71 0
72 19 0
0 38 0
45 72 0
62 3 0
0 48 0
28 1 0
4 24 0
71 8 0
0 21 0
72 53 0
58 1 0
5 2 0
73 19 0
7 73 0
2 66 0
21 0 0
72 68 0
71 19 0
58 2 0
34 0 0
71 72 0
0 32 0
72 1 0
43 73 0
67 5 0
32 73 0
73 51 0
10 0 0
29 0 0
73 64 0
44 71 0
6 1 0
29 2 0
66 71 0
4 0 0
25 72 0
2 30 0
0 65 0
26 1 0
67 73 0
12 73 0
34 1 0
43 69 0
27 1 0
27 2 0
39 0 0
45 71 0
0 58 0
28 72 0
28 2 0
28 5 0
73 58 0
65 73 0
62 73 0
72 10 0
46 72 0
8 1 0
67 70 0
7 2 0
67 4 0
29 4 0
72 5 0
29 3 0
1 29 0
40 73 0
28 4 0
1 33 0
73 34 0
3 31 0
70 31 0
65 0 0
0 64 0
0 59 0
59 73 0
11 73 0
73 60 0
0 61 0
28 73 0
0 57 0
66 72 0
70 71 0
73 33 0
73 69 0
1 60 0
69 69 0
69 68 0
1 58 0
73 12 0
68 67 0
3 5 0
61 4 0
2 59 0
0 43 0
71 71 0
72 72 0
41 0 0
66 69 0
49 0 0
39 73 0
1 9 0
71 66 0
70 68 0
24 73 0
20 73 0
22 0 0
47 0 0
73 16 0
73 15 0
53 73 0
0 5 0
73 38 0
9 73 0
73 36 0
42 0 0
0 34 0
37 0 0
35 0 0
73 10 0
33 0 0
0 17 0
73 48 0
0 50 0
0 49 0
73 32 0
45 0 0
5 73 0
43 0 0
46 0 0
73 30 0
73 29 0
73 25 0
0 26 0
73 11 0
15 0 0
0 13 0
20 0 0
19 0 0
14 0 0
13 0 0
11 0 0
73 39 0
73 44 0
52 73 0
8 73 0
42 73 0
73 46 0
0 28 0
57 73 0
18 73 0
0 62 0
73 72 0
0 71 0
54 0 0
33 73 0
70 0 0
0 2 0
16 0 0
0 16 0
51 73 0
30 0 0
73 22 0
45 73 0
73 45 0
73 63 0
72 0 0
35 73 0
0 23 0
73 27 0
17 73 0
0 63 0
73 6 0
16 73 0
0 20 0
9 0 0
61 0 0
62 0 0
70 73 0
3 73 0
71 73 0
6 73 0
73 40 0
0 70 0
18 0 0
73 70 0
73 66 0
6 0 0
17 0 0
0 72 0
56 0 0
0 66 0
14 73 0
73 3 0
10 73 0
0 7 0
58 73 0
0 15 0
69 0 0
40 0 0
73 42 0
0 39 0
53 0 0
0 47 0
73 62 0
0 18 0
0 33 0
64 0 0
73 7 0
0 14 0
73 26 0
73 41 0
73 18 0
60 73 0
66 73 0
36 73 0
73 55 0
57 0 0
32 0 0
60 0 0
63 73 0
73 20 0
50 73 0
50 0 0
0 42 0
23 73 0
8 0 0
73 17 0
73 5 0
48 73 0
0 41 0
73 54 0
23 0 0
44 73 0
26 0 0
29 73 0
27 0 0
31 0 0
22 73 0
46 73 0
68 73 0
28 0 0
73 53 0
0 55 0
0 54 0
4 73 0
0 69 0
7 0 0
48 0 0
73 71 0
73 8 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.85221e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.85221e-08.
T_crit: 1.85221e-08.
T_crit: 1.85221e-08.
T_crit: 1.85221e-08.
T_crit: 1.87314e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86255e-08.
T_crit: 1.87294e-08.
T_crit: 1.89382e-08.
T_crit: 1.91455e-08.
T_crit: 1.91455e-08.
T_crit: 1.91455e-08.
T_crit: 1.91455e-08.
T_crit: 1.91462e-08.
T_crit: 1.89374e-08.
T_crit: 1.89374e-08.
T_crit: 1.89374e-08.
T_crit: 1.89374e-08.
T_crit: 1.93459e-08.
T_crit: 1.89324e-08.
T_crit: 1.89324e-08.
T_crit: 1.91475e-08.
T_crit: 1.90441e-08.
T_crit: 1.90441e-08.
T_crit: 1.90441e-08.
T_crit: 1.95578e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.85221e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
T_crit: 1.86267e-08.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.83487e-08.
T_crit: 1.82453e-08.
T_crit: 1.82638e-08.
T_crit: 1.81604e-08.
T_crit: 1.85682e-08.
T_crit: 1.82587e-08.
T_crit: 1.82575e-08.
T_crit: 1.82575e-08.
T_crit: 1.82587e-08.
T_crit: 1.82587e-08.
T_crit: 1.82587e-08.
T_crit: 1.82587e-08.
T_crit: 1.82587e-08.
T_crit: 1.82587e-08.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.85177e-08.
T_crit: 1.85593e-08.
T_crit: 1.85593e-08.
T_crit: 1.84888e-08.
T_crit: 1.84623e-08.
T_crit: 1.84459e-08.
T_crit: 1.8461e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84598e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.84623e-08.
T_crit: 1.8674e-08.
T_crit: 1.86701e-08.
T_crit: 1.85706e-08.
T_crit: 1.85718e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
T_crit: 1.84697e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1040028061
Best routing used a channel width factor of 12.


Average number of bends per net: 6.51699  Maximum # of bends: 109


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 26793   Average net length: 65.0316
	Maximum net length: 515

Wirelength results in terms of physical segments:
	Total wiring segments used: 13554   Av. wire segments per net: 32.8981
	Maximum segments used by a net: 263


X - Directed channels:

j	max occ	av_occ		capacity
0	12	7.90278  	12
1	11	5.73611  	12
2	11	7.09722  	12
3	12	6.58333  	12
4	10	5.01389  	12
5	10	5.79167  	12
6	10	5.47222  	12
7	10	4.75000  	12
8	7	2.70833  	12
9	9	4.98611  	12
10	9	3.58333  	12
11	4	0.736111 	12
12	5	2.88889  	12
13	3	1.47222  	12
14	4	2.15278  	12
15	2	0.972222 	12
16	3	0.388889 	12
17	4	0.875000 	12
18	5	3.04167  	12
19	7	3.12500  	12
20	7	2.80556  	12
21	7	3.72222  	12
22	8	4.31944  	12
23	8	2.29167  	12
24	6	4.05556  	12
25	5	1.23611  	12
26	5	2.15278  	12
27	4	2.08333  	12
28	7	1.59722  	12
29	8	3.58333  	12
30	8	4.09722  	12
31	8	3.69444  	12
32	7	5.06944  	12
33	5	2.93056  	12
34	6	1.41667  	12
35	3	2.44444  	12
36	3	0.194444 	12
37	2	1.11111  	12
38	2	1.06944  	12
39	2	0.875000 	12
40	1	0.0138889	12
41	3	0.250000 	12
42	2	1.01389  	12
43	6	1.44444  	12
44	4	3.34722  	12
45	3	0.277778 	12
46	2	0.902778 	12
47	6	2.06944  	12
48	2	0.0972222	12
49	3	0.986111 	12
50	2	0.111111 	12
51	4	1.25000  	12
52	5	1.33333  	12
53	3	2.00000  	12
54	4	0.722222 	12
55	5	1.72222  	12
56	6	1.31944  	12
57	3	1.40278  	12
58	7	4.47222  	12
59	2	1.84722  	12
60	2	0.416667 	12
61	2	0.833333 	12
62	2	0.125000 	12
63	4	1.38889  	12
64	6	1.08333  	12
65	7	2.75000  	12
66	9	4.72222  	12
67	12	6.00000  	12
68	12	6.30556  	12
69	10	3.69444  	12
70	12	6.15278  	12
71	11	6.43056  	12
72	12	6.86111  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	12	7.75000  	12
1	11	6.27778  	12
2	11	7.58333  	12
3	11	6.83333  	12
4	12	6.16667  	12
5	10	7.01389  	12
6	9	4.62500  	12
7	7	4.20833  	12
8	8	4.70833  	12
9	4	1.48611  	12
10	4	0.430556 	12
11	4	1.55556  	12
12	0	0.00000  	12
13	3	0.208333 	12
14	1	0.666667 	12
15	2	0.583333 	12
16	2	0.194444 	12
17	1	0.513889 	12
18	3	0.194444 	12
19	1	0.0138889	12
20	3	1.69444  	12
21	1	0.0277778	12
22	2	1.09722  	12
23	2	1.52778  	12
24	4	1.02778  	12
25	6	1.62500  	12
26	5	1.73611  	12
27	9	2.19444  	12
28	9	4.26389  	12
29	10	1.62500  	12
30	7	0.986111 	12
31	6	2.23611  	12
32	3	0.597222 	12
33	3	0.152778 	12
34	1	0.736111 	12
35	2	0.972222 	12
36	0	0.00000  	12
37	1	0.0555556	12
38	2	0.0972222	12
39	6	0.402778 	12
40	6	0.555556 	12
41	6	0.486111 	12
42	6	1.45833  	12
43	9	1.09722  	12
44	6	1.76389  	12
45	7	2.88889  	12
46	5	0.388889 	12
47	3	0.972222 	12
48	6	1.06944  	12
49	1	0.0416667	12
50	1	0.0555556	12
51	3	1.18056  	12
52	4	1.56944  	12
53	2	0.930556 	12
54	2	1.33333  	12
55	2	0.0972222	12
56	3	1.31944  	12
57	6	1.56944  	12
58	6	2.11111  	12
59	8	0.875000 	12
60	10	1.83333  	12
61	7	3.15278  	12
62	10	3.15278  	12
63	12	2.69444  	12
64	10	3.38889  	12
65	11	4.81944  	12
66	11	4.25000  	12
67	12	5.16667  	12
68	12	8.05556  	12
69	12	7.87500  	12
70	11	7.69444  	12
71	11	7.65278  	12
72	11	7.18056  	12

Total Tracks in X-direction: 876  in Y-direction: 876

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 8.64188e+06  Per logic tile: 1667.03

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.212

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.212

Critical Path: 1.82587e-08 (s)

Time elapsed (PLACE&ROUTE): 3068307.385000 ms


Time elapsed (Fernando): 3068307.449000 ms

