Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri May  5 22:43:27 2023
| Host         : DESKTOP-NS9R8A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_Generator_Verilog_timing_summary_routed.rpt -pb PWM_Generator_Verilog_timing_summary_routed.pb -rpx PWM_Generator_Verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Generator_Verilog
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.014        0.000                      0                   70        0.240        0.000                      0                   70        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.014        0.000                      0                   70        0.240        0.000                      0                   70        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 counter_debounce_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.044     6.118    clk_IBUF_BUFG
    SLICE_X110Y129       FDRE                                         r  counter_debounce_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.456     6.574 r  counter_debounce_reg[19]/Q
                         net (fo=2, routed)           0.821     7.395    PWM_DFF2/counter_debounce_reg[19]
    SLICE_X111Y130       LUT6 (Prop_lut6_I4_O)        0.124     7.519 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.944    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.689    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.813 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.804     9.617    clear
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850    13.615    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X110Y131       FDRE (Setup_fdre_C_R)       -0.429    13.631    counter_debounce_reg[24]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUTY_CYCLE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.537%)  route 2.846ns (77.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.040     6.114    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.456     6.570 f  counter_debounce_reg[10]/Q
                         net (fo=3, routed)           1.009     7.579    PWM_DFF2/counter_debounce_reg[10]
    SLICE_X111Y126       LUT6 (Prop_lut6_I3_O)        0.124     7.703 f  PWM_DFF2/Q_i_6/O
                         net (fo=2, routed)           0.649     8.352    PWM_DFF2_n_6
    SLICE_X111Y127       LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  DUTY_CYCLE[3]_i_5/O
                         net (fo=1, routed)           0.808     9.285    PWM_DFF1/DUTY_CYCLE_reg[3]_0
    SLICE_X111Y119       LUT6 (Prop_lut6_I5_O)        0.124     9.409 r  PWM_DFF1/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     9.788    PWM_DFF1_n_0
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.849    13.614    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[0]/C
                         clock pessimism              0.441    14.055    
                         clock uncertainty           -0.035    14.019    
    SLICE_X110Y119       FDRE (Setup_fdre_C_CE)      -0.205    13.814    DUTY_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUTY_CYCLE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.537%)  route 2.846ns (77.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.040     6.114    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.456     6.570 f  counter_debounce_reg[10]/Q
                         net (fo=3, routed)           1.009     7.579    PWM_DFF2/counter_debounce_reg[10]
    SLICE_X111Y126       LUT6 (Prop_lut6_I3_O)        0.124     7.703 f  PWM_DFF2/Q_i_6/O
                         net (fo=2, routed)           0.649     8.352    PWM_DFF2_n_6
    SLICE_X111Y127       LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  DUTY_CYCLE[3]_i_5/O
                         net (fo=1, routed)           0.808     9.285    PWM_DFF1/DUTY_CYCLE_reg[3]_0
    SLICE_X111Y119       LUT6 (Prop_lut6_I5_O)        0.124     9.409 r  PWM_DFF1/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     9.788    PWM_DFF1_n_0
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.849    13.614    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[1]/C
                         clock pessimism              0.441    14.055    
                         clock uncertainty           -0.035    14.019    
    SLICE_X110Y119       FDRE (Setup_fdre_C_CE)      -0.205    13.814    DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUTY_CYCLE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.537%)  route 2.846ns (77.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.040     6.114    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.456     6.570 f  counter_debounce_reg[10]/Q
                         net (fo=3, routed)           1.009     7.579    PWM_DFF2/counter_debounce_reg[10]
    SLICE_X111Y126       LUT6 (Prop_lut6_I3_O)        0.124     7.703 f  PWM_DFF2/Q_i_6/O
                         net (fo=2, routed)           0.649     8.352    PWM_DFF2_n_6
    SLICE_X111Y127       LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  DUTY_CYCLE[3]_i_5/O
                         net (fo=1, routed)           0.808     9.285    PWM_DFF1/DUTY_CYCLE_reg[3]_0
    SLICE_X111Y119       LUT6 (Prop_lut6_I5_O)        0.124     9.409 r  PWM_DFF1/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     9.788    PWM_DFF1_n_0
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.849    13.614    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[2]/C
                         clock pessimism              0.441    14.055    
                         clock uncertainty           -0.035    14.019    
    SLICE_X110Y119       FDRE (Setup_fdre_C_CE)      -0.205    13.814    DUTY_CYCLE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUTY_CYCLE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.537%)  route 2.846ns (77.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.040     6.114    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.456     6.570 f  counter_debounce_reg[10]/Q
                         net (fo=3, routed)           1.009     7.579    PWM_DFF2/counter_debounce_reg[10]
    SLICE_X111Y126       LUT6 (Prop_lut6_I3_O)        0.124     7.703 f  PWM_DFF2/Q_i_6/O
                         net (fo=2, routed)           0.649     8.352    PWM_DFF2_n_6
    SLICE_X111Y127       LUT6 (Prop_lut6_I0_O)        0.124     8.476 f  DUTY_CYCLE[3]_i_5/O
                         net (fo=1, routed)           0.808     9.285    PWM_DFF1/DUTY_CYCLE_reg[3]_0
    SLICE_X111Y119       LUT6 (Prop_lut6_I5_O)        0.124     9.409 r  PWM_DFF1/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.379     9.788    PWM_DFF1_n_0
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.849    13.614    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[3]/C
                         clock pessimism              0.441    14.055    
                         clock uncertainty           -0.035    14.019    
    SLICE_X110Y119       FDRE (Setup_fdre_C_CE)      -0.205    13.814    DUTY_CYCLE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.828ns (23.953%)  route 2.629ns (76.047%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.456     6.576 r  counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.824     7.399    PWM_DFF2/counter_debounce_reg[24]
    SLICE_X111Y130       LUT6 (Prop_lut6_I1_O)        0.124     7.523 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.948    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.072 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.694    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.818 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.758     9.576    clear
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.843    13.608    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[0]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y125       FDRE (Setup_fdre_C_R)       -0.429    13.624    counter_debounce_reg[0]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.828ns (23.953%)  route 2.629ns (76.047%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.456     6.576 r  counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.824     7.399    PWM_DFF2/counter_debounce_reg[24]
    SLICE_X111Y130       LUT6 (Prop_lut6_I1_O)        0.124     7.523 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.948    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.072 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.694    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.818 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.758     9.576    clear
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.843    13.608    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[1]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y125       FDRE (Setup_fdre_C_R)       -0.429    13.624    counter_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.828ns (23.953%)  route 2.629ns (76.047%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.456     6.576 r  counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.824     7.399    PWM_DFF2/counter_debounce_reg[24]
    SLICE_X111Y130       LUT6 (Prop_lut6_I1_O)        0.124     7.523 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.948    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.072 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.694    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.818 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.758     9.576    clear
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.843    13.608    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[2]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y125       FDRE (Setup_fdre_C_R)       -0.429    13.624    counter_debounce_reg[2]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.828ns (23.953%)  route 2.629ns (76.047%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.456     6.576 r  counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.824     7.399    PWM_DFF2/counter_debounce_reg[24]
    SLICE_X111Y130       LUT6 (Prop_lut6_I1_O)        0.124     7.523 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.948    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.072 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.694    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.818 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.758     9.576    clear
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.843    13.608    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[3]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y125       FDRE (Setup_fdre_C_R)       -0.429    13.624    counter_debounce_reg[3]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 counter_debounce_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.828ns (24.614%)  route 2.536ns (75.386%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X110Y131       FDRE                                         r  counter_debounce_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.456     6.576 r  counter_debounce_reg[24]/Q
                         net (fo=3, routed)           0.824     7.399    PWM_DFF2/counter_debounce_reg[24]
    SLICE_X111Y130       LUT6 (Prop_lut6_I1_O)        0.124     7.523 f  PWM_DFF2/Q_i_3/O
                         net (fo=4, routed)           0.425     7.948    PWM_DFF2_n_3
    SLICE_X111Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.072 f  counter_debounce[0]_i_3/O
                         net (fo=1, routed)           0.622     8.694    counter_debounce[0]_i_3_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I0_O)        0.124     8.818 r  counter_debounce[0]_i_1/O
                         net (fo=25, routed)          0.665     9.484    clear
    SLICE_X110Y130       FDRE                                         r  counter_debounce_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.849    13.614    clk_IBUF_BUFG
    SLICE_X110Y130       FDRE                                         r  counter_debounce_reg[20]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    13.630    counter_debounce_reg[20]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  4.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.872%)  route 0.174ns (45.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.709     1.796    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.174     2.134    counter_PWM_reg[0]
    SLICE_X112Y119       LUT4 (Prop_lut4_I0_O)        0.048     2.182 r  counter_PWM[3]_i_2/O
                         net (fo=1, routed)           0.000     2.182    p_0_in[3]
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[3]/C
                         clock pessimism             -0.516     1.811    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.131     1.942    counter_PWM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_PWM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.094%)  route 0.170ns (44.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.709     1.796    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.170     2.130    counter_PWM_reg[0]
    SLICE_X112Y119       LUT2 (Prop_lut2_I0_O)        0.045     2.175 r  counter_PWM[1]_i_1/O
                         net (fo=1, routed)           0.000     2.175    p_0_in[1]
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[1]/C
                         clock pessimism             -0.516     1.811    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.120     1.931    counter_PWM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.519%)  route 0.174ns (45.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.709     1.796    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.174     2.134    counter_PWM_reg[0]
    SLICE_X112Y119       LUT3 (Prop_lut3_I1_O)        0.045     2.179 r  counter_PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     2.179    p_0_in[2]
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[2]/C
                         clock pessimism             -0.516     1.811    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.121     1.932    counter_PWM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PWM_DFF4/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_DFF4/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.710     1.797    PWM_DFF4/clk_IBUF_BUFG
    SLICE_X111Y119       FDRE                                         r  PWM_DFF4/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  PWM_DFF4/Q_reg/Q
                         net (fo=2, routed)           0.167     2.105    PWM_DFF3/tmp4
    SLICE_X111Y119       LUT3 (Prop_lut3_I2_O)        0.045     2.150 r  PWM_DFF3/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.150    PWM_DFF4/Q_reg_1
    SLICE_X111Y119       FDRE                                         r  PWM_DFF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    PWM_DFF4/clk_IBUF_BUFG
    SLICE_X111Y119       FDRE                                         r  PWM_DFF4/Q_reg/C
                         clock pessimism             -0.530     1.797    
    SLICE_X111Y119       FDRE (Hold_fdre_C_D)         0.091     1.888    PWM_DFF4/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_PWM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.709     1.796    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     1.960 f  counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.175     2.135    counter_PWM_reg[0]
    SLICE_X112Y120       LUT1 (Prop_lut1_I0_O)        0.045     2.180 r  counter_PWM[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    counter_PWM[0]_i_1_n_0
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.983     2.325    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  counter_PWM_reg[0]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.120     1.916    counter_PWM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DUTY_CYCLE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUTY_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.932%)  route 0.145ns (39.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.710     1.797    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.128     1.925 r  DUTY_CYCLE_reg[3]/Q
                         net (fo=6, routed)           0.145     2.069    PWM_DFF1/Q[3]
    SLICE_X110Y119       LUT5 (Prop_lut5_I3_O)        0.098     2.167 r  PWM_DFF1/DUTY_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.167    PWM_DFF1_n_3
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X110Y119       FDRE                                         r  DUTY_CYCLE_reg[1]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     1.889    DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_debounce_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.710     1.797    clk_IBUF_BUFG
    SLICE_X110Y130       FDRE                                         r  counter_debounce_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  counter_debounce_reg[22]/Q
                         net (fo=2, routed)           0.133     2.070    counter_debounce_reg[22]
    SLICE_X110Y130       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.181 r  counter_debounce_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.181    counter_debounce_reg[20]_i_1_n_5
    SLICE_X110Y130       FDRE                                         r  counter_debounce_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.984     2.326    clk_IBUF_BUFG
    SLICE_X110Y130       FDRE                                         r  counter_debounce_reg[22]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.105     1.902    counter_debounce_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.708     1.795    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  counter_debounce_reg[10]/Q
                         net (fo=3, routed)           0.134     2.069    counter_debounce_reg[10]
    SLICE_X110Y127       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.180 r  counter_debounce_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.180    counter_debounce_reg[8]_i_1_n_5
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.981     2.323    clk_IBUF_BUFG
    SLICE_X110Y127       FDRE                                         r  counter_debounce_reg[10]/C
                         clock pessimism             -0.529     1.795    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.105     1.900    counter_debounce_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_debounce_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.709     1.796    clk_IBUF_BUFG
    SLICE_X110Y129       FDRE                                         r  counter_debounce_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141     1.937 r  counter_debounce_reg[18]/Q
                         net (fo=2, routed)           0.134     2.070    counter_debounce_reg[18]
    SLICE_X110Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.181 r  counter_debounce_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.181    counter_debounce_reg[16]_i_1_n_5
    SLICE_X110Y129       FDRE                                         r  counter_debounce_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.983     2.325    clk_IBUF_BUFG
    SLICE_X110Y129       FDRE                                         r  counter_debounce_reg[18]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X110Y129       FDRE (Hold_fdre_C_D)         0.105     1.901    counter_debounce_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_debounce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_debounce_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.705     1.792    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  counter_debounce_reg[2]/Q
                         net (fo=2, routed)           0.134     2.066    counter_debounce_reg[2]
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.177 r  counter_debounce_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.177    counter_debounce_reg[0]_i_2_n_5
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.978     2.320    clk_IBUF_BUFG
    SLICE_X110Y125       FDRE                                         r  counter_debounce_reg[2]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.105     1.897    counter_debounce_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y119  DUTY_CYCLE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y119  DUTY_CYCLE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y119  DUTY_CYCLE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y119  DUTY_CYCLE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y120  counter_PWM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  counter_PWM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  counter_PWM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  counter_PWM_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y125  counter_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  counter_PWM_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  counter_PWM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y119  DUTY_CYCLE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  counter_PWM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  counter_PWM_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 4.526ns (51.222%)  route 4.310ns (48.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          2.045     6.119    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518     6.637 f  counter_PWM_reg[1]/Q
                         net (fo=5, routed)           1.031     7.667    counter_PWM_reg[1]
    SLICE_X112Y119       LUT4 (Prop_lut4_I2_O)        0.150     7.817 r  PWM_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452     8.270    PWM_OUT_OBUF_inst_i_2_n_0
    SLICE_X112Y119       LUT5 (Prop_lut5_I4_O)        0.328     8.598 r  PWM_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.827    11.424    PWM_OUT_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.954 r  PWM_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.954    PWM_OUT
    R14                                                               r  PWM_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.478ns (60.913%)  route 0.948ns (39.087%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.710     1.797    clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  counter_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.148     1.945 f  counter_PWM_reg[3]/Q
                         net (fo=3, routed)           0.122     2.067    counter_PWM_reg[3]
    SLICE_X112Y119       LUT5 (Prop_lut5_I3_O)        0.099     2.166 r  PWM_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.826     2.992    PWM_OUT_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.223 r  PWM_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    PWM_OUT
    R14                                                               r  PWM_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decrease_duty
                            (input port)
  Destination:            PWM_DFF3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.812ns  (logic 1.464ns (52.059%)  route 1.348ns (47.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  decrease_duty (IN)
                         net (fo=0)                   0.000     0.000    decrease_duty
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  decrease_duty_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.812    PWM_DFF3/decrease_duty_IBUF
    SLICE_X111Y127       FDRE                                         r  PWM_DFF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.846     5.611    PWM_DFF3/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  PWM_DFF3/Q_reg/C

Slack:                    inf
  Source:                 increase_duty
                            (input port)
  Destination:            PWM_DFF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.463ns (52.068%)  route 1.347ns (47.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  increase_duty (IN)
                         net (fo=0)                   0.000     0.000    increase_duty
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  increase_duty_IBUF_inst/O
                         net (fo=1, routed)           1.347     2.811    PWM_DFF1/increase_duty_IBUF
    SLICE_X111Y127       FDRE                                         r  PWM_DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.846     5.611    PWM_DFF1/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  PWM_DFF1/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 increase_duty
                            (input port)
  Destination:            PWM_DFF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.231ns (29.876%)  route 0.543ns (70.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  increase_duty (IN)
                         net (fo=0)                   0.000     0.000    increase_duty
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  increase_duty_IBUF_inst/O
                         net (fo=1, routed)           0.543     0.775    PWM_DFF1/increase_duty_IBUF
    SLICE_X111Y127       FDRE                                         r  PWM_DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.981     2.323    PWM_DFF1/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  PWM_DFF1/Q_reg/C

Slack:                    inf
  Source:                 decrease_duty
                            (input port)
  Destination:            PWM_DFF3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.232ns (29.884%)  route 0.544ns (70.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  decrease_duty (IN)
                         net (fo=0)                   0.000     0.000    decrease_duty
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  decrease_duty_IBUF_inst/O
                         net (fo=1, routed)           0.544     0.776    PWM_DFF3/decrease_duty_IBUF
    SLICE_X111Y127       FDRE                                         r  PWM_DFF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.981     2.323    PWM_DFF3/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  PWM_DFF3/Q_reg/C





