Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d52636f3c4a74fb4a7dbff889a3e8d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dataOut' [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/system.v:64]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'num0' [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/system.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singlePulser
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.LIFObuffer
Compiling module xil_defaultlib.hexTo7segment
Compiling module xil_defaultlib.quadSevenSeg
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
