# Versal-based Implementation of FAM
This is the second design of the FAM algorithm implementation using the VCK5000 Versal Development Card.
By default, this project targets the `xilinx_vck5000_gen4x8_qdma_2_202220_1` platform for VCK5000. 

## Dependencies 
This project requires: AMD/Xilinx Versal VCK5000 (`xilinx_vck5000_gen4x8_qdma_2_202220_1`, Vitis 2022.2-2023.1)
You can try to compile this project（[Xilinx AIE Training - vadd_lab](https://github.com/Xilinx/xup_aie_training/tree/main/sources/vadd_lab)）to make sure you can compile my design

## Guide
### 1. Make bitstream and host for project
```bash
make
```

### 2. Run the code
```bash
cd host
make run_cpp
```

### 3. Output

```sh
./ssca.exe ../build.hw/ssca.xclbin
Open the device
Load the xclbin ../build.hw/ssca.xclbin
Get references to datamovers compute units
Allocate Buffer in Global Memory
Kernels started
dma_run0 completed

Total time is: 0.114s, Throughput = 4.70934 GB/s

TEST PASS

```

### 4. Check Accuracy

The script `./matlab/testbentch.m` compares the output of the SSCA implementation in MATLAB with the corresponding output generated by the VCK5000.