# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/controlUnit.sv" \
"../../../../20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/datapath.sv" \
"../../../../20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/dedicatedprocessor.sv" \
"../../../../20240529_Dedicated_Processor_unluckyALU.srcs/sim_1/imports/new/tb_lut.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
