Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 15 10:58:37 2024
| Host         : Jacktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           13 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal            |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-------------------------+------------------+------------------+----------------+--------------+
|  Disp/CLK_DIV/out[0]               |                         |                  |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                     | Randn/RND_n_0           |                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                     | Randn/random[7]_i_1_n_0 |                  |                2 |              7 |         3.50 |
|  SCLK_BUFG                         | FSM/E[0]                | RST_IBUF         |                4 |             14 |         3.50 |
|  SCLK_BUFG                         | Shift/Q__0_n_0          | RST_IBUF         |                3 |             16 |         5.33 |
|  SCLK_BUFG                         |                         | EN_IBUF          |                4 |             18 |         4.50 |
|  CLK_IBUF_BUFG                     |                         |                  |                6 |             18 |         3.00 |
|  FSM/FSM_onehot_NS_reg[17]_i_1_n_0 |                         |                  |                6 |             18 |         3.00 |
|  FSM/LD_reg_i_2_n_0                |                         |                  |               11 |             19 |         1.73 |
|  CLK_IBUF_BUFG                     |                         | Slow/tmp_clk     |                9 |             32 |         3.56 |
+------------------------------------+-------------------------+------------------+------------------+----------------+--------------+


