Information: Using 1 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 2	Elapsed =    0:00:02, CPU =    0:00:02
[Check Short] Stage 2-2	Elapsed =    0:00:26, CPU =    0:00:26
[Check Short] Stage 3	Elapsed =    0:00:26, CPU =    0:00:26
[Check Short] End	Elapsed =    0:00:26, CPU =    0:00:26
[Check Net] Init	Elapsed =    0:00:26, CPU =    0:00:26
[Check Net] 10% 	Elapsed =    0:00:41, CPU =    0:00:41
[Check Net] 20% 	Elapsed =    0:00:44, CPU =    0:00:44
[Check Net] 30% 	Elapsed =    0:00:46, CPU =    0:00:46
[Check Net] 40% 	Elapsed =    0:00:47, CPU =    0:00:47
[Check Net] 50% 	Elapsed =    0:00:49, CPU =    0:00:49
[Check Net] 60% 	Elapsed =    0:00:50, CPU =    0:00:50
[Check Net] 70% 	Elapsed =    0:00:51, CPU =    0:00:51
[Check Net] 80% 	Elapsed =    0:00:52, CPU =    0:00:52
[Check Net] 90% 	Elapsed =    0:00:54, CPU =    0:00:54
Warning: Net top_p/clk_rst_gen_i/cts0 has less than 2 valid port. Skip open checking for this net. (RT-204)
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:55, CPU =    0:00:55

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 65267.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:55, CPU =    0:00:55
1
