{
  "creator": "Yosys 0.26 (git sha1 UNKNOWN, ccache clang 14.0.0-1ubuntu1 -Os -flto -flto)",
  "modules": {
    "module1": {
      "attributes": {
        "hdlname": "\\module1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:203.1-240.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "out0": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk_left_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_right_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_bottom_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_top_out": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk_right_out": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk_left_out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:231.10-231.13"
          }
        },
        "clk_bottom_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:219.11-219.24"
          }
        },
        "clk_left_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:217.11-217.22"
          }
        },
        "clk_left_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:222.12-222.24"
          }
        },
        "clk_right_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:218.11-218.23"
          }
        },
        "clk_right_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:221.12-221.25"
          }
        },
        "clk_top_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:220.12-220.23"
          }
        },
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:215.11-215.14"
          }
        },
        "out0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:216.12-216.16"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": 1,
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:3.1-201.10"
      },
      "ports": {
        "in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "inst_1_11": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:25.13-35.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 11 ],
            "clk_left_in": [ 12 ],
            "clk_left_out": [ 13 ],
            "clk_right_in": [ 14 ],
            "clk_right_out": [ 15 ],
            "clk_top_out": [ 16 ],
            "in0": [ 2 ],
            "out0": [ 17 ]
          }
        },
        "inst_1_12": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:69.13-79.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 18 ],
            "clk_left_in": [ 19 ],
            "clk_left_out": [ 20 ],
            "clk_right_in": [ 21 ],
            "clk_right_out": [ 22 ],
            "clk_top_out": [ 23 ],
            "in0": [ 3 ],
            "out0": [ 24 ]
          }
        },
        "inst_1_13": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:113.13-123.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 25 ],
            "clk_left_in": [ 26 ],
            "clk_left_out": [ 27 ],
            "clk_right_in": [ 28 ],
            "clk_right_out": [ 29 ],
            "clk_top_out": [ 30 ],
            "in0": [ 4 ],
            "out0": [ 31 ]
          }
        },
        "inst_1_14": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:157.13-167.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 32 ],
            "clk_left_in": [ 33 ],
            "clk_left_out": [ 34 ],
            "clk_right_in": [ 35 ],
            "clk_right_out": [ 36 ],
            "clk_top_out": [ 37 ],
            "in0": [ 5 ],
            "out0": [ 38 ]
          }
        },
        "inst_1_21": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:36.13-46.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 10 ],
            "clk_left_in": [ 39 ],
            "clk_left_out": [ 14 ],
            "clk_right_in": [ 40 ],
            "clk_right_out": [ 41 ],
            "clk_top_out": [ 42 ],
            "in0": [ 17 ],
            "out0": [ 43 ]
          }
        },
        "inst_1_22": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:80.13-90.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 42 ],
            "clk_left_in": [ 44 ],
            "clk_left_out": [ 45 ],
            "clk_right_in": [ 46 ],
            "clk_right_out": [ 47 ],
            "clk_top_out": [ 48 ],
            "in0": [ 24 ],
            "out0": [ 49 ]
          }
        },
        "inst_1_23": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:124.13-134.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 48 ],
            "clk_left_in": [ 50 ],
            "clk_left_out": [ 28 ],
            "clk_right_in": [ 51 ],
            "clk_right_out": [ 52 ],
            "clk_top_out": [ 53 ],
            "in0": [ 31 ],
            "out0": [ 54 ]
          }
        },
        "inst_1_24": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:168.13-178.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 55 ],
            "clk_left_in": [ 56 ],
            "clk_left_out": [ 57 ],
            "clk_right_in": [ 58 ],
            "clk_right_out": [ 59 ],
            "clk_top_out": [ 60 ],
            "in0": [ 38 ],
            "out0": [ 61 ]
          }
        },
        "inst_1_31": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:47.13-57.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 62 ],
            "clk_left_in": [ 41 ],
            "clk_left_out": [ 63 ],
            "clk_right_in": [ 64 ],
            "clk_right_out": [ 65 ],
            "clk_top_out": [ 66 ],
            "in0": [ 43 ],
            "out0": [ 67 ]
          }
        },
        "inst_1_32": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:91.13-101.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 68 ],
            "clk_left_in": [ 69 ],
            "clk_left_out": [ 70 ],
            "clk_right_in": [ 71 ],
            "clk_right_out": [ 72 ],
            "clk_top_out": [ 73 ],
            "in0": [ 49 ],
            "out0": [ 74 ]
          }
        },
        "inst_1_33": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:135.13-145.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 75 ],
            "clk_left_in": [ 52 ],
            "clk_left_out": [ 76 ],
            "clk_right_in": [ 77 ],
            "clk_right_out": [ 78 ],
            "clk_top_out": [ 79 ],
            "in0": [ 54 ],
            "out0": [ 80 ]
          }
        },
        "inst_1_34": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:179.13-189.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 81 ],
            "clk_left_in": [ 82 ],
            "clk_left_out": [ 83 ],
            "clk_right_in": [ 84 ],
            "clk_right_out": [ 85 ],
            "clk_top_out": [ 86 ],
            "in0": [ 61 ],
            "out0": [ 87 ]
          }
        },
        "inst_1_41": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:58.13-68.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 88 ],
            "clk_left_in": [ 65 ],
            "clk_left_out": [ 89 ],
            "clk_right_in": [ 90 ],
            "clk_right_out": [ 91 ],
            "clk_top_out": [ 92 ],
            "in0": [ 67 ],
            "out0": [ 6 ]
          }
        },
        "inst_1_42": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:102.13-112.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 93 ],
            "clk_left_in": [ 94 ],
            "clk_left_out": [ 95 ],
            "clk_right_in": [ 96 ],
            "clk_right_out": [ 97 ],
            "clk_top_out": [ 98 ],
            "in0": [ 74 ],
            "out0": [ 7 ]
          }
        },
        "inst_1_43": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:146.13-156.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 99 ],
            "clk_left_in": [ 78 ],
            "clk_left_out": [ 100 ],
            "clk_right_in": [ 101 ],
            "clk_right_out": [ 102 ],
            "clk_top_out": [ 103 ],
            "in0": [ 80 ],
            "out0": [ 8 ]
          }
        },
        "inst_1_44": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:190.13-200.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 104 ],
            "clk_left_in": [ 105 ],
            "clk_left_out": [ 106 ],
            "clk_right_in": [ 107 ],
            "clk_right_out": [ 108 ],
            "clk_top_out": [ 109 ],
            "in0": [ 87 ],
            "out0": [ 9 ]
          }
        }
      },
      "netnames": {
        "$auto$wreduce.cc:455:run$4": {
          "hide_name": 1,
          "bits": [ 38, 61, 87, 110 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:17.15-17.19",
            "unused_bits": "3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:12.11-12.14"
          }
        },
        "clk_ft": {
          "hide_name": 0,
          "bits": [ 10, 41, 65, 14, 42, 48, 52, 78, 28 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:15.15-15.21"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:10.16-10.18"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:11.17-11.20"
          }
        },
        "row1": {
          "hide_name": 0,
          "bits": [ 17, 43, 67 ],
          "attributes": {
          }
        },
        "row2": {
          "hide_name": 0,
          "bits": [ 24, 49, 74 ],
          "attributes": {
          }
        },
        "row3": {
          "hide_name": 0,
          "bits": [ 31, 54, 80 ],
          "attributes": {
          }
        },
        "row4": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "unconn": {
          "hide_name": 0,
          "bits": [ 111, 12, 11, 16, 15, 13, 39, 40, 64, 62, 66, 63, 90, 88, 92, 91, 89, 19, 21, 18, 23, 22, 20, 44, 46, 47, 45, 69, 71, 68, 73, 72, 70, 94, 96, 93, 98, 97, 95, 26, 25, 30, 29, 27, 50, 51, 53, 77, 75, 79, 76, 101, 99, 103, 102, 100, 33, 35, 32, 37, 36, 34, 56, 58, 55, 60, 59, 57, 82, 84, 81, 86, 85, 83, 105, 107, 104, 109, 108, 106 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_tie_cell_added.v:14.16-14.22",
            "unused_bits": "0 3 4 5 10 11 14 15 16 20 21 22 25 26 30 31 32 36 37 38 41 42 43 46 49 50 53 54 55 59 60 61 65 66 67 71 72 73 77 78 79"
          }
        }
      }
    }
  }
}
