

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2'
================================================================
* Date:           Thu May 16 18:02:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5113|     5113|  20.452 us|  20.452 us|  5113|  5113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_68_2  |     5111|     5111|         3|          1|          1|  5110|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln67_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln67"   --->   Operation 9 'read' 'sext_ln67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln67_cast = sext i62 %sext_ln67_read"   --->   Operation 10 'sext' 'sext_ln67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty_15, void @empty_18, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %shiftreg"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 86 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.64ns)   --->   "%icmp_ln67 = icmp_eq  i13 %indvar_flatten_load, i13 5110" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 87 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.75ns)   --->   "%add_ln67 = add i13 %indvar_flatten_load, i13 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 88 'add' 'add_ln67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc23, void %for.end25.exitStub.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 89 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 90 'load' 'i1_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.59ns)   --->   "%icmp_ln68 = icmp_eq  i7 %i1_load, i7 70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 91 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.30ns)   --->   "%select_ln67 = select i1 %icmp_ln68, i7 0, i7 %i1_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 92 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i7 %select_ln67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 93 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.34ns)   --->   "%switch_ln71 = switch i7 %select_ln67, void %V.i310.case.69, i7 0, void %V.i310.case.0, i7 1, void %V.i310.case.1, i7 2, void %V.i310.case.2, i7 3, void %V.i310.case.3, i7 4, void %V.i310.case.4, i7 5, void %V.i310.case.5, i7 6, void %V.i310.case.6, i7 7, void %V.i310.case.7, i7 8, void %V.i310.case.8, i7 9, void %V.i310.case.9, i7 10, void %V.i310.case.10, i7 11, void %V.i310.case.11, i7 12, void %V.i310.case.12, i7 13, void %V.i310.case.13, i7 14, void %V.i310.case.14, i7 15, void %V.i310.case.15, i7 16, void %V.i310.case.16, i7 17, void %V.i310.case.17, i7 18, void %V.i310.case.18, i7 19, void %V.i310.case.19, i7 20, void %V.i310.case.20, i7 21, void %V.i310.case.21, i7 22, void %V.i310.case.22, i7 23, void %V.i310.case.23, i7 24, void %V.i310.case.24, i7 25, void %V.i310.case.25, i7 26, void %V.i310.case.26, i7 27, void %V.i310.case.27, i7 28, void %V.i310.case.28, i7 29, void %V.i310.case.29, i7 30, void %V.i310.case.30, i7 31, void %V.i310.case.31, i7 32, void %V.i310.case.32, i7 33, void %V.i310.case.33, i7 34, void %V.i310.case.34, i7 35, void %V.i310.case.35, i7 36, void %V.i310.case.36, i7 37, void %V.i310.case.37, i7 38, void %V.i310.case.38, i7 39, void %V.i310.case.39, i7 40, void %V.i310.case.40, i7 41, void %V.i310.case.41, i7 42, void %V.i310.case.42, i7 43, void %V.i310.case.43, i7 44, void %V.i310.case.44, i7 45, void %V.i310.case.45, i7 46, void %V.i310.case.46, i7 47, void %V.i310.case.47, i7 48, void %V.i310.case.48, i7 49, void %V.i310.case.49, i7 50, void %V.i310.case.50, i7 51, void %V.i310.case.51, i7 52, void %V.i310.case.52, i7 53, void %V.i310.case.53, i7 54, void %V.i310.case.54, i7 55, void %V.i310.case.55, i7 56, void %V.i310.case.56, i7 57, void %V.i310.case.57, i7 58, void %V.i310.case.58, i7 59, void %V.i310.case.59, i7 60, void %V.i310.case.60, i7 61, void %V.i310.case.61, i7 62, void %V.i310.case.62, i7 63, void %V.i310.case.63, i7 64, void %V.i310.case.64, i7 65, void %V.i310.case.65, i7 66, void %V.i310.case.66, i7 67, void %V.i310.case.67, i7 68, void %V.i310.case.68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 94 'switch' 'switch_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.34>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln68 = add i7 %select_ln67, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 95 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln68 = store i13 %add_ln67, i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 96 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln68 = store i7 %add_ln68, i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 97 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln67_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 98 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70]   --->   Operation 99 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln67 & !trunc_ln68)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 254 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shiftreg_load = load i16 %shiftreg" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 100 'load' 'shiftreg_load' <Predicate = (!icmp_ln67 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_68_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_3044 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5110, i64 5110, i64 5110"   --->   Operation 102 'speclooptripcount' 'empty_3044' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.24ns)   --->   "%select_ln67_1 = select i1 %icmp_ln68, i16 0, i16 %shiftreg_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67]   --->   Operation 103 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %select_ln67_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 104 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:69]   --->   Operation 105 'specpipeline' 'specpipeline_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 106 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln70 = br i1 %trunc_ln68, void, void %for.inc.split._crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70]   --->   Operation 107 'br' 'br_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_3 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln70 = br void %for.inc.split._crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70]   --->   Operation 108 'br' 'br_ln70' <Predicate = (!icmp_ln67 & !trunc_ln68)> <Delay = 0.38>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty = phi i32 %gmem0_addr_read, void, i32 %zext_ln68, void %for.inc23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70]   --->   Operation 109 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %empty" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70]   --->   Operation 110 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty, i32 16, i32 31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_68, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 112 'write' 'write_ln71' <Predicate = (select_ln67 == 68)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 113 'br' 'br_ln71' <Predicate = (select_ln67 == 68)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_67, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 114 'write' 'write_ln71' <Predicate = (select_ln67 == 67)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 115 'br' 'br_ln71' <Predicate = (select_ln67 == 67)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_66, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 116 'write' 'write_ln71' <Predicate = (select_ln67 == 66)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 117 'br' 'br_ln71' <Predicate = (select_ln67 == 66)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_65, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 118 'write' 'write_ln71' <Predicate = (select_ln67 == 65)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 119 'br' 'br_ln71' <Predicate = (select_ln67 == 65)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_64, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 120 'write' 'write_ln71' <Predicate = (select_ln67 == 64)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 121 'br' 'br_ln71' <Predicate = (select_ln67 == 64)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_63, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 122 'write' 'write_ln71' <Predicate = (select_ln67 == 63)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 123 'br' 'br_ln71' <Predicate = (select_ln67 == 63)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_62, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 124 'write' 'write_ln71' <Predicate = (select_ln67 == 62)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 125 'br' 'br_ln71' <Predicate = (select_ln67 == 62)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_61, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 126 'write' 'write_ln71' <Predicate = (select_ln67 == 61)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 127 'br' 'br_ln71' <Predicate = (select_ln67 == 61)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_60, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 128 'write' 'write_ln71' <Predicate = (select_ln67 == 60)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 129 'br' 'br_ln71' <Predicate = (select_ln67 == 60)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_59, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 130 'write' 'write_ln71' <Predicate = (select_ln67 == 59)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 131 'br' 'br_ln71' <Predicate = (select_ln67 == 59)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_58, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 132 'write' 'write_ln71' <Predicate = (select_ln67 == 58)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 133 'br' 'br_ln71' <Predicate = (select_ln67 == 58)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_57, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 134 'write' 'write_ln71' <Predicate = (select_ln67 == 57)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 135 'br' 'br_ln71' <Predicate = (select_ln67 == 57)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_56, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 136 'write' 'write_ln71' <Predicate = (select_ln67 == 56)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 137 'br' 'br_ln71' <Predicate = (select_ln67 == 56)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_55, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 138 'write' 'write_ln71' <Predicate = (select_ln67 == 55)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 139 'br' 'br_ln71' <Predicate = (select_ln67 == 55)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_54, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 140 'write' 'write_ln71' <Predicate = (select_ln67 == 54)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 141 'br' 'br_ln71' <Predicate = (select_ln67 == 54)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_53, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 142 'write' 'write_ln71' <Predicate = (select_ln67 == 53)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 143 'br' 'br_ln71' <Predicate = (select_ln67 == 53)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_52, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 144 'write' 'write_ln71' <Predicate = (select_ln67 == 52)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 145 'br' 'br_ln71' <Predicate = (select_ln67 == 52)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_51, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 146 'write' 'write_ln71' <Predicate = (select_ln67 == 51)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 147 'br' 'br_ln71' <Predicate = (select_ln67 == 51)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_50, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 148 'write' 'write_ln71' <Predicate = (select_ln67 == 50)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 149 'br' 'br_ln71' <Predicate = (select_ln67 == 50)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_49, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 150 'write' 'write_ln71' <Predicate = (select_ln67 == 49)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 151 'br' 'br_ln71' <Predicate = (select_ln67 == 49)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_48, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 152 'write' 'write_ln71' <Predicate = (select_ln67 == 48)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 153 'br' 'br_ln71' <Predicate = (select_ln67 == 48)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_47, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 154 'write' 'write_ln71' <Predicate = (select_ln67 == 47)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 155 'br' 'br_ln71' <Predicate = (select_ln67 == 47)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_46, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 156 'write' 'write_ln71' <Predicate = (select_ln67 == 46)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 157 'br' 'br_ln71' <Predicate = (select_ln67 == 46)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_45, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 158 'write' 'write_ln71' <Predicate = (select_ln67 == 45)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 159 'br' 'br_ln71' <Predicate = (select_ln67 == 45)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_44, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 160 'write' 'write_ln71' <Predicate = (select_ln67 == 44)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 161 'br' 'br_ln71' <Predicate = (select_ln67 == 44)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_43, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 162 'write' 'write_ln71' <Predicate = (select_ln67 == 43)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 163 'br' 'br_ln71' <Predicate = (select_ln67 == 43)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_42, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 164 'write' 'write_ln71' <Predicate = (select_ln67 == 42)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 165 'br' 'br_ln71' <Predicate = (select_ln67 == 42)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_41, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 166 'write' 'write_ln71' <Predicate = (select_ln67 == 41)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 167 'br' 'br_ln71' <Predicate = (select_ln67 == 41)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_40, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 168 'write' 'write_ln71' <Predicate = (select_ln67 == 40)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 169 'br' 'br_ln71' <Predicate = (select_ln67 == 40)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_39, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 170 'write' 'write_ln71' <Predicate = (select_ln67 == 39)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 171 'br' 'br_ln71' <Predicate = (select_ln67 == 39)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_38, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 172 'write' 'write_ln71' <Predicate = (select_ln67 == 38)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 173 'br' 'br_ln71' <Predicate = (select_ln67 == 38)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_37, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 174 'write' 'write_ln71' <Predicate = (select_ln67 == 37)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 175 'br' 'br_ln71' <Predicate = (select_ln67 == 37)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_36, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 176 'write' 'write_ln71' <Predicate = (select_ln67 == 36)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 177 'br' 'br_ln71' <Predicate = (select_ln67 == 36)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_35, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 178 'write' 'write_ln71' <Predicate = (select_ln67 == 35)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 179 'br' 'br_ln71' <Predicate = (select_ln67 == 35)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_34, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 180 'write' 'write_ln71' <Predicate = (select_ln67 == 34)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 181 'br' 'br_ln71' <Predicate = (select_ln67 == 34)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_33, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 182 'write' 'write_ln71' <Predicate = (select_ln67 == 33)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 183 'br' 'br_ln71' <Predicate = (select_ln67 == 33)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_32, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 184 'write' 'write_ln71' <Predicate = (select_ln67 == 32)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 185 'br' 'br_ln71' <Predicate = (select_ln67 == 32)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_31, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 186 'write' 'write_ln71' <Predicate = (select_ln67 == 31)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 187 'br' 'br_ln71' <Predicate = (select_ln67 == 31)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_30, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 188 'write' 'write_ln71' <Predicate = (select_ln67 == 30)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 189 'br' 'br_ln71' <Predicate = (select_ln67 == 30)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_29, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 190 'write' 'write_ln71' <Predicate = (select_ln67 == 29)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 191 'br' 'br_ln71' <Predicate = (select_ln67 == 29)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_28, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 192 'write' 'write_ln71' <Predicate = (select_ln67 == 28)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 193 'br' 'br_ln71' <Predicate = (select_ln67 == 28)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_27, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 194 'write' 'write_ln71' <Predicate = (select_ln67 == 27)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 195 'br' 'br_ln71' <Predicate = (select_ln67 == 27)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_26, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 196 'write' 'write_ln71' <Predicate = (select_ln67 == 26)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 197 'br' 'br_ln71' <Predicate = (select_ln67 == 26)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_25, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 198 'write' 'write_ln71' <Predicate = (select_ln67 == 25)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 199 'br' 'br_ln71' <Predicate = (select_ln67 == 25)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_24, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 200 'write' 'write_ln71' <Predicate = (select_ln67 == 24)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 201 'br' 'br_ln71' <Predicate = (select_ln67 == 24)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_23, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 202 'write' 'write_ln71' <Predicate = (select_ln67 == 23)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 203 'br' 'br_ln71' <Predicate = (select_ln67 == 23)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_22, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 204 'write' 'write_ln71' <Predicate = (select_ln67 == 22)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 205 'br' 'br_ln71' <Predicate = (select_ln67 == 22)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_21, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 206 'write' 'write_ln71' <Predicate = (select_ln67 == 21)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 207 'br' 'br_ln71' <Predicate = (select_ln67 == 21)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_20, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 208 'write' 'write_ln71' <Predicate = (select_ln67 == 20)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 209 'br' 'br_ln71' <Predicate = (select_ln67 == 20)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_19, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 210 'write' 'write_ln71' <Predicate = (select_ln67 == 19)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 211 'br' 'br_ln71' <Predicate = (select_ln67 == 19)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_18, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 212 'write' 'write_ln71' <Predicate = (select_ln67 == 18)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 213 'br' 'br_ln71' <Predicate = (select_ln67 == 18)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_17, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 214 'write' 'write_ln71' <Predicate = (select_ln67 == 17)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 215 'br' 'br_ln71' <Predicate = (select_ln67 == 17)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_16, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 216 'write' 'write_ln71' <Predicate = (select_ln67 == 16)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 217 'br' 'br_ln71' <Predicate = (select_ln67 == 16)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_15, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 218 'write' 'write_ln71' <Predicate = (select_ln67 == 15)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 219 'br' 'br_ln71' <Predicate = (select_ln67 == 15)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_14, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 220 'write' 'write_ln71' <Predicate = (select_ln67 == 14)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 221 'br' 'br_ln71' <Predicate = (select_ln67 == 14)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_13, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 222 'write' 'write_ln71' <Predicate = (select_ln67 == 13)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 223 'br' 'br_ln71' <Predicate = (select_ln67 == 13)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_12, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 224 'write' 'write_ln71' <Predicate = (select_ln67 == 12)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 225 'br' 'br_ln71' <Predicate = (select_ln67 == 12)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_11, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 226 'write' 'write_ln71' <Predicate = (select_ln67 == 11)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 227 'br' 'br_ln71' <Predicate = (select_ln67 == 11)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_10, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 228 'write' 'write_ln71' <Predicate = (select_ln67 == 10)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 229 'br' 'br_ln71' <Predicate = (select_ln67 == 10)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_9, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 230 'write' 'write_ln71' <Predicate = (select_ln67 == 9)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 231 'br' 'br_ln71' <Predicate = (select_ln67 == 9)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_8, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 232 'write' 'write_ln71' <Predicate = (select_ln67 == 8)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 233 'br' 'br_ln71' <Predicate = (select_ln67 == 8)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_7, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 234 'write' 'write_ln71' <Predicate = (select_ln67 == 7)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 235 'br' 'br_ln71' <Predicate = (select_ln67 == 7)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_6, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 236 'write' 'write_ln71' <Predicate = (select_ln67 == 6)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 237 'br' 'br_ln71' <Predicate = (select_ln67 == 6)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_5, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 238 'write' 'write_ln71' <Predicate = (select_ln67 == 5)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 239 'br' 'br_ln71' <Predicate = (select_ln67 == 5)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_4, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 240 'write' 'write_ln71' <Predicate = (select_ln67 == 4)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 241 'br' 'br_ln71' <Predicate = (select_ln67 == 4)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_3, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 242 'write' 'write_ln71' <Predicate = (select_ln67 == 3)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 243 'br' 'br_ln71' <Predicate = (select_ln67 == 3)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_2, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 244 'write' 'write_ln71' <Predicate = (select_ln67 == 2)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 245 'br' 'br_ln71' <Predicate = (select_ln67 == 2)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_1, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 246 'write' 'write_ln71' <Predicate = (select_ln67 == 1)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 247 'br' 'br_ln71' <Predicate = (select_ln67 == 1)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_0, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 248 'write' 'write_ln71' <Predicate = (select_ln67 == 0)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 249 'br' 'br_ln71' <Predicate = (select_ln67 == 0)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.05ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream1_69, i16 %trunc_ln70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 250 'write' 'write_ln71' <Predicate = (select_ln67 == 127) | (select_ln67 == 126) | (select_ln67 == 125) | (select_ln67 == 124) | (select_ln67 == 123) | (select_ln67 == 122) | (select_ln67 == 121) | (select_ln67 == 120) | (select_ln67 == 119) | (select_ln67 == 118) | (select_ln67 == 117) | (select_ln67 == 116) | (select_ln67 == 115) | (select_ln67 == 114) | (select_ln67 == 113) | (select_ln67 == 112) | (select_ln67 == 111) | (select_ln67 == 110) | (select_ln67 == 109) | (select_ln67 == 108) | (select_ln67 == 107) | (select_ln67 == 106) | (select_ln67 == 105) | (select_ln67 == 104) | (select_ln67 == 103) | (select_ln67 == 102) | (select_ln67 == 101) | (select_ln67 == 100) | (select_ln67 == 99) | (select_ln67 == 98) | (select_ln67 == 97) | (select_ln67 == 96) | (select_ln67 == 95) | (select_ln67 == 94) | (select_ln67 == 93) | (select_ln67 == 92) | (select_ln67 == 91) | (select_ln67 == 90) | (select_ln67 == 89) | (select_ln67 == 88) | (select_ln67 == 87) | (select_ln67 == 86) | (select_ln67 == 85) | (select_ln67 == 84) | (select_ln67 == 83) | (select_ln67 == 82) | (select_ln67 == 81) | (select_ln67 == 80) | (select_ln67 == 79) | (select_ln67 == 78) | (select_ln67 == 77) | (select_ln67 == 76) | (select_ln67 == 75) | (select_ln67 == 74) | (select_ln67 == 73) | (select_ln67 == 72) | (select_ln67 == 71) | (select_ln67 == 70) | (select_ln67 == 69)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln71 = br void %V.i310.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71]   --->   Operation 251 'br' 'br_ln71' <Predicate = (select_ln67 == 127) | (select_ln67 == 126) | (select_ln67 == 125) | (select_ln67 == 124) | (select_ln67 == 123) | (select_ln67 == 122) | (select_ln67 == 121) | (select_ln67 == 120) | (select_ln67 == 119) | (select_ln67 == 118) | (select_ln67 == 117) | (select_ln67 == 116) | (select_ln67 == 115) | (select_ln67 == 114) | (select_ln67 == 113) | (select_ln67 == 112) | (select_ln67 == 111) | (select_ln67 == 110) | (select_ln67 == 109) | (select_ln67 == 108) | (select_ln67 == 107) | (select_ln67 == 106) | (select_ln67 == 105) | (select_ln67 == 104) | (select_ln67 == 103) | (select_ln67 == 102) | (select_ln67 == 101) | (select_ln67 == 100) | (select_ln67 == 99) | (select_ln67 == 98) | (select_ln67 == 97) | (select_ln67 == 96) | (select_ln67 == 95) | (select_ln67 == 94) | (select_ln67 == 93) | (select_ln67 == 92) | (select_ln67 == 91) | (select_ln67 == 90) | (select_ln67 == 89) | (select_ln67 == 88) | (select_ln67 == 87) | (select_ln67 == 86) | (select_ln67 == 85) | (select_ln67 == 84) | (select_ln67 == 83) | (select_ln67 == 82) | (select_ln67 == 81) | (select_ln67 == 80) | (select_ln67 == 79) | (select_ln67 == 78) | (select_ln67 == 77) | (select_ln67 == 76) | (select_ln67 == 75) | (select_ln67 == 74) | (select_ln67 == 73) | (select_ln67 == 72) | (select_ln67 == 71) | (select_ln67 == 70) | (select_ln67 == 69)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.38ns)   --->   "%store_ln68 = store i16 %trunc_ln, i16 %shiftreg" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 252 'store' 'store_ln68' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68]   --->   Operation 253 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i1') [74]  (0 ns)
	'load' operation ('i1_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) on local variable 'i1' [161]  (0 ns)
	'icmp' operation ('icmp_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) [164]  (0.6 ns)
	'select' operation ('select_ln67', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67) [165]  (0.308 ns)
	'add' operation ('add_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) [391]  (0.706 ns)
	'store' operation ('store_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) of variable 'add_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68 on local variable 'i1' [393]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67) [155]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) on port 'gmem0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) [173]  (2.92 ns)

 <State 3>: 1.69ns
The critical path consists of the following:
	'load' operation ('shiftreg_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67) on local variable 'shiftreg' [160]  (0 ns)
	'select' operation ('select_ln67_1', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:67) [166]  (0.243 ns)
	multiplexor before 'phi' operation ('empty', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) with incoming values : ('zext_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) ('gmem0_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) [176]  (0.387 ns)
	'phi' operation ('empty', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) with incoming values : ('zext_ln68', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:68) ('gmem0_addr_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:70) [176]  (0 ns)
	fifo write operation ('write_ln71', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71) on port 'in_stream1_1' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:71) [382]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
