 ```verilog
always @(posedge clk) begin
    if (load)
        q <= data;
    else if (ena[1])
        assign q[0] = q[99];
    else if (ena[0])
        assign q[99] = q[0];
    else
        // No rotation
        ;
end