

================================================================
== Vitis HLS Report for 'clusterOp_Pipeline_VITIS_LOOP_73_5'
================================================================
* Date:           Wed Mar 22 02:29:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.934 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_5  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_clusters_V_dest_V, i5 %out_clusters_V_id_V, i1 %out_clusters_V_last_V, i2 %out_clusters_V_user_V, i4 %out_clusters_V_strb_V, i4 %out_clusters_V_keep_V, i32 %out_clusters_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cmp91_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp91"   --->   Operation 7 'read' 'cmp91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub88_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub88"   --->   Operation 8 'read' 'sub88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %phi_mul"   --->   Operation 9 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%clusters_num_points_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %clusters_num_points_load"   --->   Operation 10 'read' 'clusters_num_points_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body76"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j" [cluster/cluster.cpp:75]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %j_1, i32 %clusters_num_points_load_read" [cluster/cluster.cpp:73]   --->   Operation 15 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %j_1, i32 1" [cluster/cluster.cpp:73]   --->   Operation 16 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.body76.split, void %for.inc96.loopexit.exitStub" [cluster/cluster.cpp:73]   --->   Operation 17 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %j_1" [cluster/cluster.cpp:75]   --->   Operation 18 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln75 = add i13 %phi_mul_read, i13 %trunc_ln75" [cluster/cluster.cpp:75]   --->   Operation 19 'add' 'add_ln75' <Predicate = (!icmp_ln73)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i13 %add_ln75" [cluster/cluster.cpp:75]   --->   Operation 20 'zext' 'zext_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%clusters_points_addr = getelementptr i32 %clusters_points, i64 0, i64 %zext_ln75" [cluster/cluster.cpp:75]   --->   Operation 21 'getelementptr' 'clusters_points_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%cluster_axis_data_V = load i13 %clusters_points_addr" [cluster/cluster.cpp:75]   --->   Operation 22 'load' 'cluster_axis_data_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7200> <RAM>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %j_1, i32 %sub88_read" [cluster/cluster.cpp:77]   --->   Operation 23 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln73)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%cluster_axis_last_V = and i1 %icmp_ln77, i1 %cmp91_read" [cluster/cluster.cpp:77]   --->   Operation 24 'and' 'cluster_axis_last_V' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln73 = store i32 %add_ln73, i32 %j" [cluster/cluster.cpp:73]   --->   Operation 25 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [cluster/cluster.cpp:73]   --->   Operation 26 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%cluster_axis_data_V = load i13 %clusters_points_addr" [cluster/cluster.cpp:75]   --->   Operation 27 'load' 'cluster_axis_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7200> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_clusters_V_data_V, i4 %out_clusters_V_keep_V, i4 %out_clusters_V_strb_V, i2 %out_clusters_V_user_V, i1 %out_clusters_V_last_V, i5 %out_clusters_V_id_V, i6 %out_clusters_V_dest_V, i32 %cluster_axis_data_V, i4 1, i4 0, i2 0, i1 %cluster_axis_last_V, i5 0, i6 0"   --->   Operation 28 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body76" [cluster/cluster.cpp:73]   --->   Operation 29 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.93ns
The critical path consists of the following:
	'alloca' operation ('j') [13]  (0 ns)
	'load' operation ('j', cluster/cluster.cpp:75) on local variable 'j' [22]  (0 ns)
	'add' operation ('add_ln75', cluster/cluster.cpp:75) [29]  (1.68 ns)
	'getelementptr' operation ('clusters_points_addr', cluster/cluster.cpp:75) [31]  (0 ns)
	'load' operation ('cluster_axis.data.V', cluster/cluster.cpp:75) on array 'clusters_points' [33]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('cluster_axis.data.V', cluster/cluster.cpp:75) on array 'clusters_points' [33]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
