In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMTarget.a_clang_-O0:

Target.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm42initializeTargetLibraryInfoWrapperPassPassERNS_12PassRegistryE>
  18:	ldr	x0, [sp, #8]
  1c:	bl	0 <_ZN4llvm44initializeTargetTransformInfoWrapperPassPassERNS_12PassRegistryE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

000000000000002c <LLVMInitializeTarget>:
  2c:	sub	sp, sp, #0x20
  30:	stp	x29, x30, [sp, #16]
  34:	add	x29, sp, #0x10
  38:	str	x0, [sp, #8]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  44:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

0000000000000054 <LLVMGetModuleDataLayout>:
  54:	sub	sp, sp, #0x20
  58:	stp	x29, x30, [sp, #16]
  5c:	add	x29, sp, #0x10
  60:	str	x0, [sp, #8]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  6c:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
  70:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  74:	ldp	x29, x30, [sp, #16]
  78:	add	sp, sp, #0x20
  7c:	ret

0000000000000080 <LLVMSetModuleDataLayout>:
  80:	sub	sp, sp, #0x30
  84:	stp	x29, x30, [sp, #32]
  88:	add	x29, sp, #0x20
  8c:	stur	x0, [x29, #-8]
  90:	str	x1, [sp, #16]
  94:	ldur	x0, [x29, #-8]
  98:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  9c:	ldr	x8, [sp, #16]
  a0:	str	x0, [sp, #8]
  a4:	mov	x0, x8
  a8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  ac:	ldr	x1, [sp, #8]
  b0:	str	x0, [sp]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp]
  bc:	bl	0 <_ZN4llvm6Module13setDataLayoutERKNS_10DataLayoutE>
  c0:	ldp	x29, x30, [sp, #32]
  c4:	add	sp, sp, #0x30
  c8:	ret

00000000000000cc <LLVMCreateTargetData>:
  cc:	sub	sp, sp, #0x40
  d0:	stp	x29, x30, [sp, #48]
  d4:	add	x29, sp, #0x30
  d8:	mov	x8, #0x1b0                 	// #432
  dc:	add	x9, sp, #0x18
  e0:	stur	x0, [x29, #-8]
  e4:	mov	x0, x8
  e8:	str	x9, [sp, #16]
  ec:	bl	0 <_Znwm>
  f0:	ldur	x1, [x29, #-8]
  f4:	ldr	x8, [sp, #16]
  f8:	str	x0, [sp, #8]
  fc:	mov	x0, x8
 100:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 104:	ldr	x1, [sp, #24]
 108:	ldr	x2, [sp, #32]
 10c:	ldr	x0, [sp, #8]
 110:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 114:	ldr	x0, [sp, #8]
 118:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 11c:	ldp	x29, x30, [sp, #48]
 120:	add	sp, sp, #0x40
 124:	ret

0000000000000128 <LLVMDisposeTargetData>:
 128:	sub	sp, sp, #0x20
 12c:	stp	x29, x30, [sp, #16]
 130:	add	x29, sp, #0x10
 134:	str	x0, [sp, #8]
 138:	ldr	x0, [sp, #8]
 13c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 140:	str	x0, [sp]
 144:	cbz	x0, 158 <LLVMDisposeTargetData+0x30>
 148:	ldr	x0, [sp]
 14c:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
 150:	ldr	x0, [sp]
 154:	bl	0 <_ZdlPv>
 158:	ldp	x29, x30, [sp, #16]
 15c:	add	sp, sp, #0x20
 160:	ret

0000000000000164 <LLVMAddTargetLibraryInfo>:
 164:	sub	sp, sp, #0x40
 168:	stp	x29, x30, [sp, #48]
 16c:	add	x29, sp, #0x30
 170:	mov	x8, #0x118                 	// #280
 174:	stur	x0, [x29, #-8]
 178:	stur	x1, [x29, #-16]
 17c:	ldur	x0, [x29, #-16]
 180:	str	x8, [sp, #24]
 184:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 188:	ldr	x8, [sp, #24]
 18c:	str	x0, [sp, #16]
 190:	mov	x0, x8
 194:	bl	0 <_Znwm>
 198:	ldur	x8, [x29, #-8]
 19c:	str	x0, [sp, #8]
 1a0:	mov	x0, x8
 1a4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 1a8:	ldr	x1, [sp, #8]
 1ac:	str	x0, [sp]
 1b0:	mov	x0, x1
 1b4:	ldr	x1, [sp]
 1b8:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_21TargetLibraryInfoImplE>
 1bc:	ldr	x8, [sp, #16]
 1c0:	ldr	x9, [x8]
 1c4:	ldr	x9, [x9, #16]
 1c8:	mov	x0, x8
 1cc:	ldr	x1, [sp, #8]
 1d0:	blr	x9
 1d4:	ldp	x29, x30, [sp, #48]
 1d8:	add	sp, sp, #0x40
 1dc:	ret

00000000000001e0 <LLVMCopyStringRepOfTargetData>:
 1e0:	sub	sp, sp, #0x50
 1e4:	stp	x29, x30, [sp, #64]
 1e8:	add	x29, sp, #0x40
 1ec:	add	x8, sp, #0x18
 1f0:	stur	x0, [x29, #-8]
 1f4:	ldur	x0, [x29, #-8]
 1f8:	str	x8, [sp, #16]
 1fc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 200:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 204:	ldr	x8, [sp, #16]
 208:	str	x0, [sp, #8]
 20c:	mov	x0, x8
 210:	ldr	x1, [sp, #8]
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 218:	ldr	x0, [sp, #16]
 21c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 220:	bl	0 <strdup>
 224:	ldr	x8, [sp, #16]
 228:	str	x0, [sp]
 22c:	mov	x0, x8
 230:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 234:	ldr	x0, [sp]
 238:	ldp	x29, x30, [sp, #64]
 23c:	add	sp, sp, #0x50
 240:	ret

0000000000000244 <LLVMByteOrder>:
 244:	sub	sp, sp, #0x20
 248:	stp	x29, x30, [sp, #16]
 24c:	add	x29, sp, #0x10
 250:	mov	w8, #0x1                   	// #1
 254:	mov	w9, wzr
 258:	str	x0, [sp, #8]
 25c:	ldr	x0, [sp, #8]
 260:	str	w8, [sp, #4]
 264:	str	w9, [sp]
 268:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 26c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 270:	tst	w0, #0x1
 274:	ldr	w8, [sp, #4]
 278:	ldr	w9, [sp]
 27c:	csel	w0, w8, w9, ne  // ne = any
 280:	ldp	x29, x30, [sp, #16]
 284:	add	sp, sp, #0x20
 288:	ret

000000000000028c <LLVMPointerSize>:
 28c:	sub	sp, sp, #0x20
 290:	stp	x29, x30, [sp, #16]
 294:	add	x29, sp, #0x10
 298:	mov	w8, wzr
 29c:	str	x0, [sp, #8]
 2a0:	ldr	x0, [sp, #8]
 2a4:	str	w8, [sp, #4]
 2a8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2ac:	ldr	w1, [sp, #4]
 2b0:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
 2b4:	ldp	x29, x30, [sp, #16]
 2b8:	add	sp, sp, #0x20
 2bc:	ret

00000000000002c0 <LLVMPointerSizeForAS>:
 2c0:	sub	sp, sp, #0x20
 2c4:	stp	x29, x30, [sp, #16]
 2c8:	add	x29, sp, #0x10
 2cc:	str	x0, [sp, #8]
 2d0:	str	w1, [sp, #4]
 2d4:	ldr	x0, [sp, #8]
 2d8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2dc:	ldr	w1, [sp, #4]
 2e0:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
 2e4:	ldp	x29, x30, [sp, #16]
 2e8:	add	sp, sp, #0x20
 2ec:	ret

00000000000002f0 <LLVMIntPtrType>:
 2f0:	sub	sp, sp, #0x30
 2f4:	stp	x29, x30, [sp, #32]
 2f8:	add	x29, sp, #0x20
 2fc:	mov	w8, wzr
 300:	stur	x0, [x29, #-8]
 304:	ldur	x0, [x29, #-8]
 308:	stur	w8, [x29, #-12]
 30c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 310:	str	x0, [sp, #8]
 314:	bl	0 <LLVMGetGlobalContext>
 318:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 31c:	ldr	x1, [sp, #8]
 320:	str	x0, [sp]
 324:	mov	x0, x1
 328:	ldr	x1, [sp]
 32c:	ldur	w2, [x29, #-12]
 330:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 334:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 338:	ldp	x29, x30, [sp, #32]
 33c:	add	sp, sp, #0x30
 340:	ret

0000000000000344 <LLVMIntPtrTypeForAS>:
 344:	sub	sp, sp, #0x30
 348:	stp	x29, x30, [sp, #32]
 34c:	add	x29, sp, #0x20
 350:	stur	x0, [x29, #-8]
 354:	stur	w1, [x29, #-12]
 358:	ldur	x0, [x29, #-8]
 35c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 360:	str	x0, [sp, #8]
 364:	bl	0 <LLVMGetGlobalContext>
 368:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 36c:	ldur	w2, [x29, #-12]
 370:	ldr	x3, [sp, #8]
 374:	str	x0, [sp]
 378:	mov	x0, x3
 37c:	ldr	x1, [sp]
 380:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 384:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 388:	ldp	x29, x30, [sp, #32]
 38c:	add	sp, sp, #0x30
 390:	ret

0000000000000394 <LLVMIntPtrTypeInContext>:
 394:	sub	sp, sp, #0x40
 398:	stp	x29, x30, [sp, #48]
 39c:	add	x29, sp, #0x30
 3a0:	mov	w8, wzr
 3a4:	stur	x0, [x29, #-8]
 3a8:	stur	x1, [x29, #-16]
 3ac:	ldur	x0, [x29, #-16]
 3b0:	stur	w8, [x29, #-20]
 3b4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3b8:	ldur	x9, [x29, #-8]
 3bc:	str	x0, [sp, #16]
 3c0:	mov	x0, x9
 3c4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3c8:	ldr	x1, [sp, #16]
 3cc:	str	x0, [sp, #8]
 3d0:	mov	x0, x1
 3d4:	ldr	x1, [sp, #8]
 3d8:	ldur	w2, [x29, #-20]
 3dc:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 3e0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3e4:	ldp	x29, x30, [sp, #48]
 3e8:	add	sp, sp, #0x40
 3ec:	ret

00000000000003f0 <LLVMIntPtrTypeForASInContext>:
 3f0:	sub	sp, sp, #0x40
 3f4:	stp	x29, x30, [sp, #48]
 3f8:	add	x29, sp, #0x30
 3fc:	stur	x0, [x29, #-8]
 400:	stur	x1, [x29, #-16]
 404:	stur	w2, [x29, #-20]
 408:	ldur	x0, [x29, #-16]
 40c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 410:	ldur	x8, [x29, #-8]
 414:	str	x0, [sp, #16]
 418:	mov	x0, x8
 41c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 420:	ldur	w2, [x29, #-20]
 424:	ldr	x1, [sp, #16]
 428:	str	x0, [sp, #8]
 42c:	mov	x0, x1
 430:	ldr	x1, [sp, #8]
 434:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 438:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 43c:	ldp	x29, x30, [sp, #48]
 440:	add	sp, sp, #0x40
 444:	ret

0000000000000448 <LLVMSizeOfTypeInBits>:
 448:	sub	sp, sp, #0x50
 44c:	stp	x29, x30, [sp, #64]
 450:	add	x29, sp, #0x40
 454:	add	x8, sp, #0x20
 458:	stur	x0, [x29, #-8]
 45c:	stur	x1, [x29, #-16]
 460:	ldur	x0, [x29, #-8]
 464:	str	x8, [sp, #24]
 468:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 46c:	ldur	x8, [x29, #-16]
 470:	str	x0, [sp, #16]
 474:	mov	x0, x8
 478:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 47c:	ldr	x1, [sp, #16]
 480:	str	x0, [sp, #8]
 484:	mov	x0, x1
 488:	ldr	x1, [sp, #8]
 48c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 490:	str	x0, [sp, #32]
 494:	str	x1, [sp, #40]
 498:	ldr	x0, [sp, #24]
 49c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4a0:	ldp	x29, x30, [sp, #64]
 4a4:	add	sp, sp, #0x50
 4a8:	ret

00000000000004ac <LLVMStoreSizeOfType>:
 4ac:	sub	sp, sp, #0x50
 4b0:	stp	x29, x30, [sp, #64]
 4b4:	add	x29, sp, #0x40
 4b8:	add	x8, sp, #0x20
 4bc:	stur	x0, [x29, #-8]
 4c0:	stur	x1, [x29, #-16]
 4c4:	ldur	x0, [x29, #-8]
 4c8:	str	x8, [sp, #24]
 4cc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4d0:	ldur	x8, [x29, #-16]
 4d4:	str	x0, [sp, #16]
 4d8:	mov	x0, x8
 4dc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4e0:	ldr	x1, [sp, #16]
 4e4:	str	x0, [sp, #8]
 4e8:	mov	x0, x1
 4ec:	ldr	x1, [sp, #8]
 4f0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4f4:	str	x0, [sp, #32]
 4f8:	str	x1, [sp, #40]
 4fc:	ldr	x0, [sp, #24]
 500:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 504:	ldp	x29, x30, [sp, #64]
 508:	add	sp, sp, #0x50
 50c:	ret

0000000000000510 <LLVMABISizeOfType>:
 510:	sub	sp, sp, #0x50
 514:	stp	x29, x30, [sp, #64]
 518:	add	x29, sp, #0x40
 51c:	add	x8, sp, #0x20
 520:	stur	x0, [x29, #-8]
 524:	stur	x1, [x29, #-16]
 528:	ldur	x0, [x29, #-8]
 52c:	str	x8, [sp, #24]
 530:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 534:	ldur	x8, [x29, #-16]
 538:	str	x0, [sp, #16]
 53c:	mov	x0, x8
 540:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 544:	ldr	x1, [sp, #16]
 548:	str	x0, [sp, #8]
 54c:	mov	x0, x1
 550:	ldr	x1, [sp, #8]
 554:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 558:	str	x0, [sp, #32]
 55c:	str	x1, [sp, #40]
 560:	ldr	x0, [sp, #24]
 564:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 568:	ldp	x29, x30, [sp, #64]
 56c:	add	sp, sp, #0x50
 570:	ret

0000000000000574 <LLVMABIAlignmentOfType>:
 574:	sub	sp, sp, #0x30
 578:	stp	x29, x30, [sp, #32]
 57c:	add	x29, sp, #0x20
 580:	stur	x0, [x29, #-8]
 584:	str	x1, [sp, #16]
 588:	ldur	x0, [x29, #-8]
 58c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 590:	ldr	x8, [sp, #16]
 594:	str	x0, [sp, #8]
 598:	mov	x0, x8
 59c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5a0:	ldr	x1, [sp, #8]
 5a4:	str	x0, [sp]
 5a8:	mov	x0, x1
 5ac:	ldr	x1, [sp]
 5b0:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
 5b4:	ldp	x29, x30, [sp, #32]
 5b8:	add	sp, sp, #0x30
 5bc:	ret

00000000000005c0 <LLVMCallFrameAlignmentOfType>:
 5c0:	sub	sp, sp, #0x30
 5c4:	stp	x29, x30, [sp, #32]
 5c8:	add	x29, sp, #0x20
 5cc:	stur	x0, [x29, #-8]
 5d0:	str	x1, [sp, #16]
 5d4:	ldur	x0, [x29, #-8]
 5d8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5dc:	ldr	x8, [sp, #16]
 5e0:	str	x0, [sp, #8]
 5e4:	mov	x0, x8
 5e8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5ec:	ldr	x1, [sp, #8]
 5f0:	str	x0, [sp]
 5f4:	mov	x0, x1
 5f8:	ldr	x1, [sp]
 5fc:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
 600:	ldp	x29, x30, [sp, #32]
 604:	add	sp, sp, #0x30
 608:	ret

000000000000060c <LLVMPreferredAlignmentOfType>:
 60c:	sub	sp, sp, #0x30
 610:	stp	x29, x30, [sp, #32]
 614:	add	x29, sp, #0x20
 618:	stur	x0, [x29, #-8]
 61c:	str	x1, [sp, #16]
 620:	ldur	x0, [x29, #-8]
 624:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 628:	ldr	x8, [sp, #16]
 62c:	str	x0, [sp, #8]
 630:	mov	x0, x8
 634:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 638:	ldr	x1, [sp, #8]
 63c:	str	x0, [sp]
 640:	mov	x0, x1
 644:	ldr	x1, [sp]
 648:	bl	0 <_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE>
 64c:	ldp	x29, x30, [sp, #32]
 650:	add	sp, sp, #0x30
 654:	ret

0000000000000658 <LLVMPreferredAlignmentOfGlobal>:
 658:	sub	sp, sp, #0x30
 65c:	stp	x29, x30, [sp, #32]
 660:	add	x29, sp, #0x20
 664:	stur	x0, [x29, #-8]
 668:	str	x1, [sp, #16]
 66c:	ldur	x0, [x29, #-8]
 670:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 674:	ldr	x8, [sp, #16]
 678:	str	x0, [sp, #8]
 67c:	mov	x0, x8
 680:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 684:	ldr	x1, [sp, #8]
 688:	str	x0, [sp]
 68c:	mov	x0, x1
 690:	ldr	x1, [sp]
 694:	bl	0 <_ZNK4llvm10DataLayout21getPreferredAlignmentEPKNS_14GlobalVariableE>
 698:	ldp	x29, x30, [sp, #32]
 69c:	add	sp, sp, #0x30
 6a0:	ret

00000000000006a4 <LLVMElementAtOffset>:
 6a4:	sub	sp, sp, #0x30
 6a8:	stp	x29, x30, [sp, #32]
 6ac:	add	x29, sp, #0x20
 6b0:	stur	x0, [x29, #-8]
 6b4:	str	x1, [sp, #16]
 6b8:	str	x2, [sp, #8]
 6bc:	ldr	x0, [sp, #16]
 6c0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 6c4:	str	x0, [sp]
 6c8:	ldur	x0, [x29, #-8]
 6cc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 6d0:	ldr	x1, [sp]
 6d4:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 6d8:	ldr	x1, [sp, #8]
 6dc:	bl	0 <_ZNK4llvm12StructLayout26getElementContainingOffsetEm>
 6e0:	ldp	x29, x30, [sp, #32]
 6e4:	add	sp, sp, #0x30
 6e8:	ret

00000000000006ec <LLVMOffsetOfElement>:
 6ec:	sub	sp, sp, #0x30
 6f0:	stp	x29, x30, [sp, #32]
 6f4:	add	x29, sp, #0x20
 6f8:	stur	x0, [x29, #-8]
 6fc:	str	x1, [sp, #16]
 700:	str	w2, [sp, #12]
 704:	ldr	x0, [sp, #16]
 708:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 70c:	str	x0, [sp]
 710:	ldur	x0, [x29, #-8]
 714:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 718:	ldr	x1, [sp]
 71c:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 720:	ldr	w1, [sp, #12]
 724:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 728:	ldp	x29, x30, [sp, #32]
 72c:	add	sp, sp, #0x30
 730:	ret

Disassembly of section .text._ZN4llvm6unwrapEP22LLVMOpaquePassRegistry:

0000000000000000 <_ZN4llvm6unwrapEP22LLVMOpaquePassRegistry>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_10DataLayoutE:

0000000000000000 <_ZN4llvm4wrapEPKNS_10DataLayoutE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP16LLVMOpaqueModule:

0000000000000000 <_ZN4llvm6unwrapEP16LLVMOpaqueModule>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP20LLVMOpaqueTargetData:

0000000000000000 <_ZN4llvm6unwrapEP20LLVMOpaqueTargetData>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, xzr
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	add	x0, x9, #0x8
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x10
  38:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  3c:	ldr	x8, [sp]
  40:	add	x0, x8, #0x20
  44:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  48:	ldr	x8, [sp]
  4c:	add	x0, x8, #0x38
  50:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  54:	ldr	x8, [sp]
  58:	add	x0, x8, #0xc8
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  60:	ldr	x8, [sp]
  64:	add	x0, x8, #0xe8
  68:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [sp]
  74:	str	x8, [x9, #376]
  78:	add	x0, x9, #0x180
  7c:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  80:	ldur	q0, [x29, #-16]
  84:	str	q0, [sp, #16]
  88:	ldr	x1, [sp, #16]
  8c:	ldr	x2, [sp, #24]
  90:	ldr	x0, [sp]
  94:	bl	0 <_ZN4llvm10DataLayout5resetENS_9StringRefE>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZN4llvm6unwrapEP21LLVMOpaquePassManager:

0000000000000000 <_ZN4llvm6unwrapEP21LLVMOpaquePassManager>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._Z6unwrapP32LLVMOpaqueTargetLibraryInfotData:

0000000000000000 <_Z6unwrapP32LLVMOpaqueTargetLibraryInfotData>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm10DataLayout23getStringRepresentationB5cxx11Ev:

0000000000000000 <_ZNK4llvm10DataLayout23getStringRepresentationB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0xc8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DataLayout14isLittleEndianEv:

0000000000000000 <_ZNK4llvm10DataLayout14isLittleEndianEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	eor	w9, w9, #0x1
  14:	and	w0, w9, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_4TypeE:

0000000000000000 <_ZN4llvm4wrapEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP17LLVMOpaqueContext:

0000000000000000 <_ZN4llvm6unwrapEP17LLVMOpaqueContext>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x9, [x29, #-24]
  1c:	ldur	x0, [x29, #-32]
  20:	mov	x1, x8
  24:	str	x9, [sp, #72]
  28:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  2c:	mov	w10, #0x0                   	// #0
  30:	str	w10, [sp, #68]
  34:	tbnz	w0, #0, 3c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x3c>
  38:	b	44 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x44>
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #68]
  44:	ldr	w8, [sp, #68]
  48:	tbnz	w8, #0, 50 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x50>
  4c:	b	54 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x54>
  50:	b	74 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x74>
  54:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x271                 	// #625
  68:	adrp	x3, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	x0, [x29, #-32]
  78:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  7c:	subs	w8, w0, #0x1
  80:	mov	w9, w8
  84:	ubfx	x9, x9, #0, #32
  88:	cmp	x9, #0xf
  8c:	str	x9, [sp, #56]
  90:	b.hi	29c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x29c>  // b.pmore
  94:	adrp	x8, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  98:	add	x8, x8, #0x0
  9c:	ldr	x11, [sp, #56]
  a0:	ldrsw	x10, [x8, x11, lsl #2]
  a4:	add	x9, x8, x10
  a8:	br	x9
  ac:	ldr	x0, [sp, #72]
  b0:	mov	w8, wzr
  b4:	mov	w1, w8
  b8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  bc:	mov	w9, w0
  c0:	ubfx	x0, x9, #0, #32
  c4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  c8:	stur	x0, [x29, #-16]
  cc:	stur	x1, [x29, #-8]
  d0:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
  d4:	ldur	x0, [x29, #-32]
  d8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  dc:	ldr	x8, [sp, #72]
  e0:	str	w0, [sp, #52]
  e4:	mov	x0, x8
  e8:	ldr	w1, [sp, #52]
  ec:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  f0:	mov	w8, w0
  f4:	ubfx	x0, x8, #0, #32
  f8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  fc:	stur	x0, [x29, #-16]
 100:	stur	x1, [x29, #-8]
 104:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 108:	ldur	x0, [x29, #-32]
 10c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 110:	stur	x0, [x29, #-40]
 114:	ldur	x0, [x29, #-40]
 118:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 11c:	ldur	x8, [x29, #-40]
 120:	str	x0, [sp, #40]
 124:	mov	x0, x8
 128:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 12c:	ldr	x8, [sp, #72]
 130:	str	x0, [sp, #32]
 134:	mov	x0, x8
 138:	ldr	x1, [sp, #32]
 13c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 140:	sub	x8, x29, #0x38
 144:	stur	x0, [x29, #-56]
 148:	stur	x1, [x29, #-48]
 14c:	ldr	x0, [sp, #40]
 150:	mov	x1, x8
 154:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 158:	stur	x0, [x29, #-16]
 15c:	stur	x1, [x29, #-8]
 160:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 164:	ldur	x0, [x29, #-32]
 168:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 16c:	ldr	x8, [sp, #72]
 170:	str	x0, [sp, #24]
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #24]
 17c:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 180:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 184:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 188:	stur	x0, [x29, #-16]
 18c:	stur	x1, [x29, #-8]
 190:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 194:	ldur	x0, [x29, #-32]
 198:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 19c:	mov	w8, w0
 1a0:	ubfx	x0, x8, #0, #32
 1a4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a8:	stur	x0, [x29, #-16]
 1ac:	stur	x1, [x29, #-8]
 1b0:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1b4:	mov	x0, #0x10                  	// #16
 1b8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1bc:	stur	x0, [x29, #-16]
 1c0:	stur	x1, [x29, #-8]
 1c4:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1c8:	mov	x0, #0x20                  	// #32
 1cc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1d0:	stur	x0, [x29, #-16]
 1d4:	stur	x1, [x29, #-8]
 1d8:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1dc:	mov	x0, #0x40                  	// #64
 1e0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1e4:	stur	x0, [x29, #-16]
 1e8:	stur	x1, [x29, #-8]
 1ec:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1f0:	mov	x0, #0x80                  	// #128
 1f4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1f8:	stur	x0, [x29, #-16]
 1fc:	stur	x1, [x29, #-8]
 200:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 204:	mov	x0, #0x50                  	// #80
 208:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 20c:	stur	x0, [x29, #-16]
 210:	stur	x1, [x29, #-8]
 214:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 218:	ldur	x0, [x29, #-32]
 21c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 220:	stur	x0, [x29, #-64]
 224:	ldur	x0, [x29, #-64]
 228:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 22c:	sub	x8, x29, #0x48
 230:	stur	x0, [x29, #-72]
 234:	ldur	w9, [x29, #-72]
 238:	mov	w10, w9
 23c:	ldur	x0, [x29, #-64]
 240:	str	x8, [sp, #16]
 244:	str	x10, [sp, #8]
 248:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 24c:	ldr	x8, [sp, #72]
 250:	str	x0, [sp]
 254:	mov	x0, x8
 258:	ldr	x1, [sp]
 25c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 260:	add	x8, sp, #0x50
 264:	str	x0, [sp, #80]
 268:	str	x1, [sp, #88]
 26c:	mov	x0, x8
 270:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 274:	ldr	x8, [sp, #8]
 278:	mul	x10, x8, x0
 27c:	stur	x10, [x29, #-80]
 280:	ldur	x1, [x29, #-80]
 284:	ldr	x10, [sp, #16]
 288:	ldrb	w9, [x10, #4]
 28c:	sub	x0, x29, #0x10
 290:	and	w2, w9, #0x1
 294:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 298:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 29c:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 2a0:	add	x0, x0, #0x0
 2a4:	adrp	x1, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 2a8:	add	x1, x1, #0x0
 2ac:	mov	w2, #0x298                 	// #664
 2b0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 2b4:	ldur	x0, [x29, #-16]
 2b8:	ldur	x1, [x29, #-8]
 2bc:	ldp	x29, x30, [sp, #176]
 2c0:	add	sp, sp, #0xc0
 2c4:	ret

Disassembly of section .text._ZN4llvm6unwrapEP14LLVMOpaqueType:

0000000000000000 <_ZN4llvm6unwrapEP14LLVMOpaqueType>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8TypeSizecvmEv:

0000000000000000 <_ZNK4llvm8TypeSizecvmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8TypeSizecvmEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	add	x10, sp, #0x30
  18:	stur	x0, [x29, #-24]
  1c:	stur	x1, [x29, #-32]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	str	x8, [sp, #40]
  2c:	str	x9, [sp, #32]
  30:	str	x10, [sp, #24]
  34:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  38:	str	x0, [sp, #48]
  3c:	str	x1, [sp, #56]
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  48:	add	x8, x0, #0x7
  4c:	ldr	x9, [sp, #40]
  50:	udiv	x1, x8, x9
  54:	ldr	x0, [sp, #24]
  58:	str	x1, [sp, #16]
  5c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  60:	ldr	x8, [sp, #32]
  64:	str	w0, [sp, #12]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #16]
  70:	ldr	w2, [sp, #12]
  74:	and	w2, w2, #0x1
  78:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-8]
  84:	ldp	x29, x30, [sp, #96]
  88:	add	sp, sp, #0x70
  8c:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	ldr	x1, [sp, #32]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  28:	str	x0, [sp, #16]
  2c:	str	x1, [sp, #24]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
  3c:	mov	w8, w0
  40:	ubfx	x2, x8, #0, #32
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  50:	stur	x0, [x29, #-16]
  54:	stur	x1, [x29, #-8]
  58:	ldur	x0, [x29, #-16]
  5c:	ldur	x1, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue:

0000000000000000 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>
  18:	bl	0 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType:

0000000000000000 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>
  18:	bl	0 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm12StructLayout16getElementOffsetEj:

0000000000000000 <_ZNK4llvm12StructLayout16getElementOffsetEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	ldr	w10, [x8, #12]
  20:	and	w10, w10, #0x7fffffff
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	w9, w10
  2c:	str	x8, [sp, #8]
  30:	str	w11, [sp, #4]
  34:	b.cs	40 <_ZNK4llvm12StructLayout16getElementOffsetEj+0x40>  // b.hs, b.nlast
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm12StructLayout16getElementOffsetEj+0x4c>
  48:	b	50 <_ZNK4llvm12StructLayout16getElementOffsetEj+0x50>
  4c:	b	70 <_ZNK4llvm12StructLayout16getElementOffsetEj+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x260                 	// #608
  64:	adrp	x3, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x8, [sp, #8]
  74:	add	x9, x8, #0x10
  78:	ldur	w10, [x29, #-12]
  7c:	mov	w11, w10
  80:	ldr	x0, [x9, x11, lsl #3]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10MaybeAlignC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #1]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIhEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIjEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE:

0000000000000000 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  24:	cmp	w0, #0xb
  28:	b.eq	58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>  // b.none
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  34:	tbnz	w0, #0, 58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  40:	cmp	w0, #0xf
  44:	b.eq	58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>  // b.none
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  50:	cmp	w0, #0x9
  54:	b.ne	68 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x68>  // b.any
  58:	mov	w8, #0x1                   	// #1
  5c:	and	w8, w8, #0x1
  60:	sturb	w8, [x29, #-1]
  64:	b	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  70:	cmp	w0, #0xd
  74:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  78:	ldr	x0, [sp]
  7c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  80:	cmp	w0, #0xe
  84:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  88:	ldr	x0, [sp]
  8c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  90:	cmp	w0, #0x10
  94:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  98:	mov	w8, wzr
  9c:	and	w8, w8, #0x1
  a0:	sturb	w8, [x29, #-1]
  a4:	b	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>
  a8:	ldr	x1, [sp, #8]
  ac:	ldr	x0, [sp]
  b0:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
  b4:	and	w8, w0, #0x1
  b8:	sturb	w8, [x29, #-1]
  bc:	ldurb	w8, [x29, #-1]
  c0:	and	w0, w8, #0x1
  c4:	ldp	x29, x30, [sp, #32]
  c8:	add	sp, sp, #0x30
  cc:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	and	w0, w9, #0xff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8TypeSize5FixedEm:

0000000000000000 <_ZN4llvm8TypeSize5FixedEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x1, [sp, #8]
  18:	mov	x0, x8
  1c:	mov	w9, wzr
  20:	and	w2, w9, #0x1
  24:	bl	0 <_ZN4llvm8TypeSize5FixedEm>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #24]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm10DataLayout20getPointerSizeInBitsEj:

0000000000000000 <_ZNK4llvm10DataLayout20getPointerSizeInBitsEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	w1, [sp, #4]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	str	w8, [sp]
  24:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
  28:	ldr	w8, [sp]
  2c:	mul	w0, w0, w8
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm4Type22getPointerAddressSpaceEv:

0000000000000000 <_ZNK4llvm4Type22getPointerAddressSpaceEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  18:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  1c:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvmmlEmRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEmRKNS_8TypeSizeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	ldr	x10, [sp]
  20:	ldr	x10, [x10]
  24:	mul	x1, x9, x10
  28:	ldr	x9, [sp]
  2c:	ldrb	w11, [x9, #8]
  30:	mov	x0, x8
  34:	and	w2, w11, #0x1
  38:	bl	0 <_ZN4llvmmlEmRKNS_8TypeSizeE>
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #24]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getNumElementsEv:

0000000000000000 <_ZNK4llvm14SequentialType14getNumElementsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x8                   	// #8
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-24]
  18:	str	x1, [sp, #32]
  1c:	ldur	x0, [x29, #-24]
  20:	ldr	x1, [sp, #32]
  24:	str	w8, [sp, #12]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  30:	str	x0, [sp, #16]
  34:	str	x1, [sp, #24]
  38:	ldr	w0, [sp, #12]
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  44:	stur	x0, [x29, #-16]
  48:	stur	x1, [x29, #-8]
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm12StructLayout13getSizeInBitsEv:

0000000000000000 <_ZNK4llvm12StructLayout13getSizeInBitsEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x9, [x9]
  14:	mul	x0, x8, x9
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type18getIntegerBitWidthEv:

0000000000000000 <_ZNK4llvm4Type18getIntegerBitWidthEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  18:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm10VectorType15getElementCountEv:

0000000000000000 <_ZNK4llvm10VectorType15getElementCountEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  28:	str	x0, [sp, #24]
  2c:	ldr	x8, [sp, #24]
  30:	mov	w10, #0x0                   	// #0
  34:	ldr	x9, [sp, #16]
  38:	cmp	x8, x9
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZNK4llvm10VectorType15getElementCountEv+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZNK4llvm10VectorType15getElementCountEv+0x58>
  54:	b	5c <_ZNK4llvm10VectorType15getElementCountEv+0x5c>
  58:	b	7c <_ZNK4llvm10VectorType15getElementCountEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0x220                 	// #544
  70:	adrp	x3, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x8, [sp, #24]
  80:	ldr	x9, [sp, #8]
  84:	ldrb	w10, [x9, #40]
  88:	sub	x0, x29, #0x8
  8c:	mov	w1, w8
  90:	and	w2, w10, #0x1
  94:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #48]
  a0:	add	sp, sp, #0x40
  a4:	ret

Disassembly of section .text._ZNK4llvm8TypeSize12getFixedSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize12getFixedSizeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	tbnz	w9, #0, 30 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm8TypeSize12getFixedSizeEv+0x3c>
  38:	b	40 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x40>
  3c:	b	60 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x7d                  	// #125
  54:	adrp	x3, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm8TypeSizeC2Emb:

0000000000000000 <_ZN4llvm8TypeSizeC2Emb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	mov	w8, #0x1                   	// #1
  10:	and	w8, w2, w8
  14:	strb	w8, [sp, #15]
  18:	ldr	x9, [sp, #24]
  1c:	ldr	x10, [sp, #16]
  20:	str	x10, [x9]
  24:	ldrb	w8, [sp, #15]
  28:	and	w8, w8, #0x1
  2c:	strb	w8, [x9, #8]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w0, #0x1
  28:	str	w9, [sp, #12]
  2c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  38:	mov	w8, #0x1                   	// #1
  3c:	cmp	w0, #0x2
  40:	str	w8, [sp, #12]
  44:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  50:	mov	w8, #0x1                   	// #1
  54:	cmp	w0, #0x3
  58:	str	w8, [sp, #12]
  5c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  68:	mov	w8, #0x1                   	// #1
  6c:	cmp	w0, #0x4
  70:	str	w8, [sp, #12]
  74:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  80:	mov	w8, #0x1                   	// #1
  84:	cmp	w0, #0x5
  88:	str	w8, [sp, #12]
  8c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  98:	cmp	w0, #0x6
  9c:	cset	w8, eq  // eq = none
  a0:	str	w8, [sp, #12]
  a4:	ldr	w8, [sp, #12]
  a8:	and	w0, w8, #0x1
  ac:	ldp	x29, x30, [sp, #32]
  b0:	add	sp, sp, #0x30
  b4:	ret

Disassembly of section .text._ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm4Type13getScalarTypeEv+0x28>
  24:	b	38 <_ZNK4llvm4Type13getScalarTypeEv+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  30:	stur	x0, [x29, #-8]
  34:	b	40 <_ZNK4llvm4Type13getScalarTypeEv+0x40>
  38:	ldr	x8, [sp, #8]
  3c:	stur	x8, [x29, #-8]
  40:	ldur	x0, [x29, #-8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm11PointerType15getAddressSpaceEv:

0000000000000000 <_ZNK4llvm11PointerType15getAddressSpaceEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11PointerType15getAddressSpaceEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	cmp	w0, #0x10
  24:	b.ne	2c <_ZNK4llvm4Type20getVectorElementTypeEv+0x2c>  // b.any
  28:	b	4c <_ZNK4llvm4Type20getVectorElementTypeEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x179                 	// #377
  40:	adrp	x3, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x0, [x9]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZNK4llvm4Type15getSubclassDataEv:

0000000000000000 <_ZNK4llvm4Type15getSubclassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0x8                   	// #8
  10:	ldr	w10, [x8, #8]
  14:	lsr	w0, w10, w9
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xe
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvmmlEiRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEiRKNS_8TypeSizeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	w0, [sp, #12]
  14:	str	x1, [sp]
  18:	ldrsw	x9, [sp, #12]
  1c:	ldr	x10, [sp]
  20:	ldr	x10, [x10]
  24:	mul	x1, x9, x10
  28:	ldr	x9, [sp]
  2c:	ldrb	w11, [x9, #8]
  30:	mov	x0, x8
  34:	and	w2, w11, #0x1
  38:	bl	0 <_ZN4llvmmlEiRKNS_8TypeSizeE>
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #24]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10StructType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10StructType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10StructType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xd
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm11IntegerType11getBitWidthEv:

0000000000000000 <_ZNK4llvm11IntegerType11getBitWidthEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11IntegerType11getBitWidthEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11IntegerType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xb
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10VectorType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm12ElementCountC2Ejb:

0000000000000000 <_ZN4llvm12ElementCountC2Ejb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w8, #0x1                   	// #1
  10:	and	w8, w2, w8
  14:	strb	w8, [sp, #3]
  18:	ldr	x9, [sp, #8]
  1c:	ldr	w8, [sp, #4]
  20:	str	w8, [x9]
  24:	ldrb	w8, [sp, #3]
  28:	and	w8, w8, #0x1
  2c:	strb	w8, [x9, #4]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm8TypeSize15getKnownMinSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize15getKnownMinSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSize10isScalableEv:

0000000000000000 <_ZNK4llvm8TypeSize10isScalableEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm7alignToENS_8TypeSizeEm:

0000000000000000 <_ZN4llvm7alignToENS_8TypeSizeEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-32]
  10:	stur	x1, [x29, #-24]
  14:	str	x2, [sp, #40]
  18:	ldr	x8, [sp, #40]
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #36]
  24:	cbz	x8, 30 <_ZN4llvm7alignToENS_8TypeSizeEm+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #36]
  30:	ldr	w8, [sp, #36]
  34:	tbnz	w8, #0, 3c <_ZN4llvm7alignToENS_8TypeSizeEm+0x3c>
  38:	b	40 <_ZN4llvm7alignToENS_8TypeSizeEm+0x40>
  3c:	b	60 <_ZN4llvm7alignToENS_8TypeSizeEm+0x60>
  40:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0xc7                  	// #199
  54:	adrp	x3, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	sub	x8, x29, #0x20
  64:	mov	x0, x8
  68:	str	x8, [sp, #24]
  6c:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  70:	ldr	x8, [sp, #40]
  74:	add	x8, x0, x8
  78:	subs	x8, x8, #0x1
  7c:	ldr	x9, [sp, #40]
  80:	udiv	x8, x8, x9
  84:	ldr	x9, [sp, #40]
  88:	mul	x1, x8, x9
  8c:	ldr	x0, [sp, #24]
  90:	str	x1, [sp, #16]
  94:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  98:	sub	x8, x29, #0x10
  9c:	str	w0, [sp, #12]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #16]
  a8:	ldr	w2, [sp, #12]
  ac:	and	w2, w2, #0x1
  b0:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  b4:	ldur	x0, [x29, #-16]
  b8:	ldur	x1, [x29, #-8]
  bc:	ldp	x29, x30, [sp, #80]
  c0:	add	sp, sp, #0x60
  c4:	ret

Disassembly of section .text._ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm6unwrapEP15LLVMOpaqueValue:

0000000000000000 <_ZN4llvm6unwrapEP15LLVMOpaqueValue>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_14GlobalVariableEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_14GlobalVariableEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x3
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

TargetIntrinsicInfo.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm19TargetIntrinsicInfoC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZN4llvm19TargetIntrinsicInfoC2Ev>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	add	sp, sp, #0x10
  20:	ret

0000000000000024 <_ZN4llvm19TargetIntrinsicInfoD1Ev>:
  24:	sub	sp, sp, #0x10
  28:	str	x0, [sp, #8]
  2c:	add	sp, sp, #0x10
  30:	ret

0000000000000034 <_ZN4llvm19TargetIntrinsicInfoD0Ev>:
  34:	sub	sp, sp, #0x10
  38:	str	x0, [sp, #8]
  3c:	brk	#0x1

0000000000000040 <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE>:
  40:	sub	sp, sp, #0x50
  44:	stp	x29, x30, [sp, #64]
  48:	add	x29, sp, #0x40
  4c:	stur	x0, [x29, #-16]
  50:	stur	x1, [x29, #-24]
  54:	ldur	x8, [x29, #-16]
  58:	ldur	x0, [x29, #-24]
  5c:	str	x8, [sp, #24]
  60:	bl	0 <_ZNK4llvm5Value12getValueNameEv>
  64:	str	x0, [sp, #32]
  68:	ldr	x8, [sp, #32]
  6c:	cbnz	x8, 78 <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE+0x38>
  70:	stur	wzr, [x29, #-4]
  74:	b	b4 <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE+0x74>
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZN4llvm19TargetIntrinsicInfoC2Ev>
  80:	ldr	x8, [sp, #32]
  84:	str	x0, [sp, #16]
  88:	mov	x0, x8
  8c:	bl	0 <_ZN4llvm19TargetIntrinsicInfoC2Ev>
  90:	ldr	x8, [sp, #24]
  94:	ldr	x9, [x8]
  98:	ldr	x9, [x9, #24]
  9c:	str	w0, [sp, #12]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #16]
  a8:	ldr	w2, [sp, #12]
  ac:	blr	x9
  b0:	stur	w0, [x29, #-4]
  b4:	ldur	w0, [x29, #-4]
  b8:	ldp	x29, x30, [sp, #64]
  bc:	add	sp, sp, #0x50
  c0:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIPNS_5ValueEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIPNS_5ValueEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

TargetLoweringObjectFile.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>:
       0:	sub	sp, sp, #0x70
       4:	stp	x29, x30, [sp, #96]
       8:	add	x29, sp, #0x60
       c:	stur	x0, [x29, #-8]
      10:	stur	x1, [x29, #-16]
      14:	stur	x2, [x29, #-24]
      18:	ldur	x8, [x29, #-8]
      1c:	ldur	x9, [x29, #-16]
      20:	str	x9, [x8, #800]
      24:	ldr	x9, [x8, #808]
      28:	stur	x8, [x29, #-32]
      2c:	stur	x9, [x29, #-40]
      30:	cbz	x9, 44 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE+0x44>
      34:	ldur	x0, [x29, #-40]
      38:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
      3c:	ldur	x0, [x29, #-40]
      40:	bl	0 <_ZdlPv>
      44:	mov	x8, #0x20                  	// #32
      48:	mov	x0, x8
      4c:	str	x8, [sp, #48]
      50:	bl	0 <_Znwm>
      54:	str	x0, [sp, #40]
      58:	mov	w9, wzr
      5c:	mov	w1, w9
      60:	ldr	x2, [sp, #48]
      64:	bl	0 <memset>
      68:	ldr	x0, [sp, #40]
      6c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
      70:	ldr	x8, [sp, #40]
      74:	ldur	x10, [x29, #-32]
      78:	str	x8, [x10, #808]
      7c:	add	x0, x10, #0x8
      80:	ldur	x11, [x29, #-24]
      84:	str	x0, [sp, #32]
      88:	mov	x0, x11
      8c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
      90:	ldur	x8, [x29, #-24]
      94:	str	x0, [sp, #24]
      98:	mov	x0, x8
      9c:	bl	0 <_ZNK4llvm13TargetMachine21isPositionIndependentEv>
      a0:	ldur	x8, [x29, #-32]
      a4:	ldr	x3, [x8, #800]
      a8:	ldur	x10, [x29, #-24]
      ac:	str	w0, [sp, #20]
      b0:	mov	x0, x10
      b4:	str	x3, [sp, #8]
      b8:	bl	0 <_ZNK4llvm13TargetMachine12getCodeModelEv>
      bc:	cmp	w0, #0x4
      c0:	cset	w9, eq  // eq = none
      c4:	ldr	x0, [sp, #32]
      c8:	ldr	x1, [sp, #24]
      cc:	ldr	w4, [sp, #20]
      d0:	and	w2, w4, #0x1
      d4:	ldr	x3, [sp, #8]
      d8:	and	w4, w9, #0x1
      dc:	bl	0 <_ZN4llvm16MCObjectFileInfo20InitMCObjectFileInfoERKNS_6TripleEbRNS_9MCContextEb>
      e0:	ldur	x8, [x29, #-32]
      e4:	str	wzr, [x8, #828]
      e8:	str	wzr, [x8, #824]
      ec:	str	wzr, [x8, #820]
      f0:	mov	w9, #0x1                   	// #1
      f4:	str	w9, [x8, #832]
      f8:	ldp	x29, x30, [sp, #96]
      fc:	add	sp, sp, #0x70
     100:	ret

0000000000000104 <_ZN4llvm24TargetLoweringObjectFileD1Ev>:
     104:	sub	sp, sp, #0x30
     108:	stp	x29, x30, [sp, #32]
     10c:	add	x29, sp, #0x20
     110:	adrp	x8, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     114:	ldr	x8, [x8]
     118:	add	x8, x8, #0x10
     11c:	stur	x0, [x29, #-8]
     120:	ldur	x9, [x29, #-8]
     124:	str	x8, [x9]
     128:	ldr	x8, [x9, #808]
     12c:	str	x9, [sp, #16]
     130:	str	x8, [sp, #8]
     134:	cbz	x8, 148 <_ZN4llvm24TargetLoweringObjectFileD1Ev+0x44>
     138:	ldr	x0, [sp, #8]
     13c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     140:	ldr	x0, [sp, #8]
     144:	bl	0 <_ZdlPv>
     148:	ldr	x8, [sp, #16]
     14c:	add	x0, x8, #0x8
     150:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     154:	ldp	x29, x30, [sp, #32]
     158:	add	sp, sp, #0x30
     15c:	ret

0000000000000160 <_ZN4llvm24TargetLoweringObjectFileD0Ev>:
     160:	sub	sp, sp, #0x10
     164:	str	x0, [sp, #8]
     168:	brk	#0x1

000000000000016c <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE>:
     16c:	sub	sp, sp, #0xf0
     170:	stp	x29, x30, [sp, #224]
     174:	add	x29, sp, #0xe0
     178:	sub	x8, x29, #0x10
     17c:	stur	x2, [x29, #-16]
     180:	stur	x3, [x29, #-8]
     184:	stur	x0, [x29, #-24]
     188:	stur	x1, [x29, #-32]
     18c:	stur	x4, [x29, #-40]
     190:	ldur	x9, [x29, #-24]
     194:	mov	x0, x8
     198:	str	x9, [sp, #56]
     19c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1a0:	eor	w10, w0, #0x1
     1a4:	tbnz	w10, #0, 1ac <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE+0x40>
     1a8:	b	1b0 <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE+0x44>
     1ac:	b	1d0 <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE+0x64>
     1b0:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1b4:	add	x0, x0, #0x0
     1b8:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1bc:	add	x1, x1, #0x0
     1c0:	mov	w2, #0x76                  	// #118
     1c4:	adrp	x3, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1c8:	add	x3, x3, #0x0
     1cc:	bl	0 <__assert_fail>
     1d0:	add	x8, sp, #0x68
     1d4:	mov	x0, x8
     1d8:	str	x8, [sp, #48]
     1dc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1e0:	ldur	x0, [x29, #-32]
     1e4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1e8:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     1ec:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     1f0:	str	x0, [sp, #88]
     1f4:	str	x1, [sp, #96]
     1f8:	ldr	x1, [sp, #88]
     1fc:	ldr	x2, [sp, #96]
     200:	ldr	x0, [sp, #48]
     204:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     208:	ldur	x8, [x29, #-40]
     20c:	ldur	x2, [x29, #-32]
     210:	ldr	x9, [sp, #56]
     214:	ldr	x3, [x9, #808]
     218:	mov	x0, x8
     21c:	ldr	x1, [sp, #48]
     220:	mov	w10, wzr
     224:	and	w4, w10, #0x1
     228:	bl	0 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>
     22c:	sub	x8, x29, #0x10
     230:	mov	x0, x8
     234:	str	x8, [sp, #40]
     238:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     23c:	ldr	x8, [sp, #40]
     240:	str	x0, [sp, #32]
     244:	mov	x0, x8
     248:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     24c:	ldr	x8, [sp, #48]
     250:	str	x0, [sp, #24]
     254:	mov	x0, x8
     258:	ldr	x1, [sp, #32]
     25c:	ldr	x2, [sp, #24]
     260:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     264:	ldr	x8, [sp, #56]
     268:	ldr	x0, [x8, #800]
     26c:	add	x9, sp, #0x40
     270:	str	x0, [sp, #16]
     274:	mov	x0, x9
     278:	ldr	x1, [sp, #48]
     27c:	str	x9, [sp, #8]
     280:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     284:	ldr	x0, [sp, #16]
     288:	ldr	x1, [sp, #8]
     28c:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
     290:	ldr	x8, [sp, #48]
     294:	str	x0, [sp]
     298:	mov	x0, x8
     29c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     2a0:	ldr	x0, [sp]
     2a4:	ldp	x29, x30, [sp, #224]
     2a8:	add	sp, sp, #0xf0
     2ac:	ret

00000000000002b0 <_ZNK4llvm24TargetLoweringObjectFile23getCFIPersonalitySymbolEPKNS_11GlobalValueERKNS_13TargetMachineEPNS_17MachineModuleInfoE>:
     2b0:	sub	sp, sp, #0x30
     2b4:	stp	x29, x30, [sp, #32]
     2b8:	add	x29, sp, #0x20
     2bc:	stur	x0, [x29, #-8]
     2c0:	str	x1, [sp, #16]
     2c4:	str	x2, [sp, #8]
     2c8:	str	x3, [sp]
     2cc:	ldr	x0, [sp, #8]
     2d0:	ldr	x1, [sp, #16]
     2d4:	bl	0 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>
     2d8:	ldp	x29, x30, [sp, #32]
     2dc:	add	sp, sp, #0x30
     2e0:	ret

00000000000002e4 <_ZNK4llvm24TargetLoweringObjectFile20emitPersonalityValueERNS_10MCStreamerERKNS_10DataLayoutEPKNS_8MCSymbolE>:
     2e4:	sub	sp, sp, #0x20
     2e8:	str	x0, [sp, #24]
     2ec:	str	x1, [sp, #16]
     2f0:	str	x2, [sp, #8]
     2f4:	str	x3, [sp]
     2f8:	add	sp, sp, #0x20
     2fc:	ret

0000000000000300 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE>:
     300:	sub	sp, sp, #0x130
     304:	stp	x29, x30, [sp, #272]
     308:	str	x28, [sp, #288]
     30c:	add	x29, sp, #0x110
     310:	stur	x0, [x29, #-16]
     314:	stur	x1, [x29, #-24]
     318:	ldur	x0, [x29, #-16]
     31c:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
     320:	mov	w8, #0x0                   	// #0
     324:	str	w8, [sp, #28]
     328:	tbnz	w0, #0, 348 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x48>
     32c:	ldur	x0, [x29, #-16]
     330:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     334:	mov	w8, #0x0                   	// #0
     338:	str	w8, [sp, #28]
     33c:	tbnz	w0, #0, 348 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x48>
     340:	mov	w8, #0x1                   	// #1
     344:	str	w8, [sp, #28]
     348:	ldr	w8, [sp, #28]
     34c:	tbnz	w8, #0, 354 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x54>
     350:	b	358 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x58>
     354:	b	378 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x78>
     358:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     35c:	add	x0, x0, #0x0
     360:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     364:	add	x1, x1, #0x0
     368:	mov	w2, #0x92                  	// #146
     36c:	adrp	x3, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     370:	add	x3, x3, #0x0
     374:	bl	0 <__assert_fail>
     378:	sub	x0, x29, #0x10
     37c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     380:	tbnz	w0, #0, 388 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x88>
     384:	b	39c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x9c>
     388:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     38c:	stur	x0, [x29, #-32]
     390:	ldur	w8, [x29, #-32]
     394:	stur	w8, [x29, #-4]
     398:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     39c:	ldur	x0, [x29, #-16]
     3a0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     3a4:	stur	x0, [x29, #-40]
     3a8:	ldur	x0, [x29, #-40]
     3ac:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     3b0:	tbnz	w0, #0, 3b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xb8>
     3b4:	b	40c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x10c>
     3b8:	ldur	x0, [x29, #-40]
     3bc:	bl	778 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>
     3c0:	tbnz	w0, #0, 3c8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xc8>
     3c4:	b	3f8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xf8>
     3c8:	ldur	x8, [x29, #-24]
     3cc:	ldrh	w9, [x8, #776]
     3d0:	mov	w10, #0x7                   	// #7
     3d4:	lsr	w9, w9, w10
     3d8:	and	w9, w9, #0x1
     3dc:	and	w9, w9, #0xffff
     3e0:	cbnz	w9, 3f8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xf8>
     3e4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     3e8:	stur	x0, [x29, #-48]
     3ec:	ldur	w8, [x29, #-48]
     3f0:	stur	w8, [x29, #-4]
     3f4:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     3f8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     3fc:	stur	x0, [x29, #-56]
     400:	ldur	w8, [x29, #-56]
     404:	stur	w8, [x29, #-4]
     408:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     40c:	ldur	x0, [x29, #-40]
     410:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     414:	tbnz	w0, #0, 41c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x11c>
     418:	b	430 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x130>
     41c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     420:	stur	x0, [x29, #-64]
     424:	ldur	w8, [x29, #-64]
     428:	stur	w8, [x29, #-4]
     42c:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     430:	ldur	x0, [x29, #-40]
     434:	bl	778 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>
     438:	tbnz	w0, #0, 440 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x140>
     43c:	b	4b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x1b8>
     440:	ldur	x8, [x29, #-24]
     444:	ldrh	w9, [x8, #776]
     448:	mov	w10, #0x7                   	// #7
     44c:	lsr	w9, w9, w10
     450:	and	w9, w9, #0x1
     454:	and	w9, w9, #0xffff
     458:	cbnz	w9, 4b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x1b8>
     45c:	ldur	x0, [x29, #-40]
     460:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     464:	tbnz	w0, #0, 46c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x16c>
     468:	b	480 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x180>
     46c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     470:	stur	x0, [x29, #-72]
     474:	ldur	w8, [x29, #-72]
     478:	stur	w8, [x29, #-4]
     47c:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     480:	ldur	x0, [x29, #-40]
     484:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     488:	tbnz	w0, #0, 490 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x190>
     48c:	b	4a4 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x1a4>
     490:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     494:	stur	x0, [x29, #-80]
     498:	ldur	w8, [x29, #-80]
     49c:	stur	w8, [x29, #-4]
     4a0:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     4a4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     4a8:	stur	x0, [x29, #-88]
     4ac:	ldur	w8, [x29, #-88]
     4b0:	stur	w8, [x29, #-4]
     4b4:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     4b8:	ldur	x0, [x29, #-40]
     4bc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     4c0:	tbnz	w0, #0, 4c8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x1c8>
     4c4:	b	74c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x44c>
     4c8:	ldur	x0, [x29, #-40]
     4cc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     4d0:	stur	x0, [x29, #-96]
     4d4:	ldur	x0, [x29, #-96]
     4d8:	bl	0 <_ZNK4llvm8Constant15needsRelocationEv>
     4dc:	tbnz	w0, #0, 6ec <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3ec>
     4e0:	ldur	x0, [x29, #-40]
     4e4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     4e8:	tbnz	w0, #0, 500 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x200>
     4ec:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     4f0:	stur	x0, [x29, #-104]
     4f4:	ldur	w8, [x29, #-104]
     4f8:	stur	w8, [x29, #-4]
     4fc:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     500:	ldur	x0, [x29, #-96]
     504:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     508:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     50c:	stur	x0, [x29, #-112]
     510:	ldur	x8, [x29, #-112]
     514:	cbz	x8, 61c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x31c>
     518:	ldur	x0, [x29, #-112]
     51c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     520:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     524:	stur	x0, [x29, #-120]
     528:	ldur	x8, [x29, #-120]
     52c:	cbz	x8, 61c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x31c>
     530:	ldur	x0, [x29, #-120]
     534:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     538:	cmp	w0, #0x8
     53c:	b.eq	560 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x260>  // b.none
     540:	ldur	x0, [x29, #-120]
     544:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     548:	cmp	w0, #0x10
     54c:	b.eq	560 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x260>  // b.none
     550:	ldur	x0, [x29, #-120]
     554:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     558:	cmp	w0, #0x20
     55c:	b.ne	61c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x31c>  // b.any
     560:	ldur	x0, [x29, #-96]
     564:	bl	810 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE>
     568:	tbnz	w0, #0, 570 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x270>
     56c:	b	61c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x31c>
     570:	ldur	x0, [x29, #-120]
     574:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     578:	cmp	w0, #0x8
     57c:	b.ne	594 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x294>  // b.any
     580:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     584:	stur	x0, [x29, #-128]
     588:	ldur	w8, [x29, #-128]
     58c:	stur	w8, [x29, #-4]
     590:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     594:	ldur	x0, [x29, #-120]
     598:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     59c:	cmp	w0, #0x10
     5a0:	b.ne	5b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2b8>  // b.any
     5a4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     5a8:	str	x0, [sp, #136]
     5ac:	ldr	w8, [sp, #136]
     5b0:	stur	w8, [x29, #-4]
     5b4:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     5b8:	ldur	x0, [x29, #-120]
     5bc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     5c0:	mov	w8, #0x0                   	// #0
     5c4:	cmp	w0, #0x20
     5c8:	str	w8, [sp, #24]
     5cc:	b.ne	5d8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2d8>  // b.any
     5d0:	mov	w8, #0x1                   	// #1
     5d4:	str	w8, [sp, #24]
     5d8:	ldr	w8, [sp, #24]
     5dc:	tbnz	w8, #0, 5e4 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2e4>
     5e0:	b	5e8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2e8>
     5e4:	b	608 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x308>
     5e8:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     5ec:	add	x0, x0, #0x0
     5f0:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     5f4:	add	x1, x1, #0x0
     5f8:	mov	w2, #0xcb                  	// #203
     5fc:	adrp	x3, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     600:	add	x3, x3, #0x0
     604:	bl	0 <__assert_fail>
     608:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     60c:	str	x0, [sp, #128]
     610:	ldr	w8, [sp, #128]
     614:	stur	w8, [x29, #-4]
     618:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     61c:	ldur	x0, [x29, #-40]
     620:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     624:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     628:	ldur	x8, [x29, #-96]
     62c:	str	x0, [sp, #16]
     630:	mov	x0, x8
     634:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     638:	ldr	x1, [sp, #16]
     63c:	str	x0, [sp, #8]
     640:	mov	x0, x1
     644:	ldr	x1, [sp, #8]
     648:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     64c:	add	x8, sp, #0x70
     650:	str	x0, [sp, #112]
     654:	str	x1, [sp, #120]
     658:	mov	x0, x8
     65c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     660:	subs	x8, x0, #0x4
     664:	cmp	x8, #0x1c
     668:	str	x8, [sp]
     66c:	b.hi	6d8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3d8>  // b.pmore
     670:	adrp	x8, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     674:	add	x8, x8, #0x0
     678:	ldr	x11, [sp]
     67c:	ldrsw	x10, [x8, x11, lsl #2]
     680:	add	x9, x8, x10
     684:	br	x9
     688:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     68c:	str	x0, [sp, #104]
     690:	ldr	w8, [sp, #104]
     694:	stur	w8, [x29, #-4]
     698:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     69c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     6a0:	str	x0, [sp, #96]
     6a4:	ldr	w8, [sp, #96]
     6a8:	stur	w8, [x29, #-4]
     6ac:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     6b0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     6b4:	str	x0, [sp, #88]
     6b8:	ldr	w8, [sp, #88]
     6bc:	stur	w8, [x29, #-4]
     6c0:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     6c4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     6c8:	str	x0, [sp, #80]
     6cc:	ldr	w8, [sp, #80]
     6d0:	stur	w8, [x29, #-4]
     6d4:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     6d8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     6dc:	str	x0, [sp, #72]
     6e0:	ldr	w8, [sp, #72]
     6e4:	stur	w8, [x29, #-4]
     6e8:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     6ec:	ldur	x0, [x29, #-24]
     6f0:	bl	0 <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     6f4:	str	w0, [sp, #68]
     6f8:	ldr	w8, [sp, #68]
     6fc:	cbz	w8, 724 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x424>
     700:	ldr	w8, [sp, #68]
     704:	cmp	w8, #0x3
     708:	b.eq	724 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x424>  // b.none
     70c:	ldr	w8, [sp, #68]
     710:	cmp	w8, #0x4
     714:	b.eq	724 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x424>  // b.none
     718:	ldr	w8, [sp, #68]
     71c:	cmp	w8, #0x5
     720:	b.ne	738 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x438>  // b.any
     724:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     728:	str	x0, [sp, #56]
     72c:	ldr	w8, [sp, #56]
     730:	stur	w8, [x29, #-4]
     734:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     738:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     73c:	str	x0, [sp, #48]
     740:	ldr	w8, [sp, #48]
     744:	stur	w8, [x29, #-4]
     748:	b	75c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x45c>
     74c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     750:	str	x0, [sp, #40]
     754:	ldr	w8, [sp, #40]
     758:	stur	w8, [x29, #-4]
     75c:	ldur	w8, [x29, #-4]
     760:	str	w8, [sp, #32]
     764:	ldr	x0, [sp, #32]
     768:	ldr	x28, [sp, #288]
     76c:	ldp	x29, x30, [sp, #272]
     770:	add	sp, sp, #0x130
     774:	ret

0000000000000778 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>:
     778:	sub	sp, sp, #0x30
     77c:	stp	x29, x30, [sp, #32]
     780:	add	x29, sp, #0x20
     784:	str	x0, [sp, #16]
     788:	ldr	x0, [sp, #16]
     78c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     790:	str	x0, [sp, #8]
     794:	ldr	x0, [sp, #8]
     798:	bl	f80 <_ZL13isNullOrUndefPKN4llvm8ConstantE>
     79c:	tbnz	w0, #0, 7b0 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x38>
     7a0:	mov	w8, wzr
     7a4:	and	w8, w8, #0x1
     7a8:	sturb	w8, [x29, #-1]
     7ac:	b	7fc <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x84>
     7b0:	ldr	x0, [sp, #16]
     7b4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     7b8:	tbnz	w0, #0, 7c0 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x48>
     7bc:	b	7d0 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x58>
     7c0:	mov	w8, wzr
     7c4:	and	w8, w8, #0x1
     7c8:	sturb	w8, [x29, #-1]
     7cc:	b	7fc <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x84>
     7d0:	ldr	x0, [sp, #16]
     7d4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     7d8:	tbnz	w0, #0, 7e0 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x68>
     7dc:	b	7f0 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x78>
     7e0:	mov	w8, wzr
     7e4:	and	w8, w8, #0x1
     7e8:	sturb	w8, [x29, #-1]
     7ec:	b	7fc <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x84>
     7f0:	mov	w8, #0x1                   	// #1
     7f4:	and	w8, w8, #0x1
     7f8:	sturb	w8, [x29, #-1]
     7fc:	ldurb	w8, [x29, #-1]
     800:	and	w0, w8, #0x1
     804:	ldp	x29, x30, [sp, #32]
     808:	add	sp, sp, #0x30
     80c:	ret

0000000000000810 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE>:
     810:	sub	sp, sp, #0x40
     814:	stp	x29, x30, [sp, #48]
     818:	add	x29, sp, #0x30
     81c:	stur	x0, [x29, #-16]
     820:	ldur	x0, [x29, #-16]
     824:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     828:	str	x0, [sp, #24]
     82c:	ldr	x8, [sp, #24]
     830:	cbz	x8, 904 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xf4>
     834:	ldr	x0, [sp, #24]
     838:	bl	0 <_ZNK4llvm22ConstantDataSequential14getNumElementsEv>
     83c:	str	w0, [sp, #20]
     840:	ldr	w8, [sp, #20]
     844:	mov	w9, #0x0                   	// #0
     848:	str	w9, [sp, #12]
     84c:	cbz	w8, 858 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x48>
     850:	mov	w8, #0x1                   	// #1
     854:	str	w8, [sp, #12]
     858:	ldr	w8, [sp, #12]
     85c:	tbnz	w8, #0, 864 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x54>
     860:	b	868 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x58>
     864:	b	888 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x78>
     868:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     86c:	add	x0, x0, #0x0
     870:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     874:	add	x1, x1, #0x0
     878:	mov	w2, #0x61                  	// #97
     87c:	adrp	x3, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     880:	add	x3, x3, #0x0
     884:	bl	0 <__assert_fail>
     888:	ldr	x0, [sp, #24]
     88c:	ldr	w8, [sp, #20]
     890:	subs	w1, w8, #0x1
     894:	bl	0 <_ZNK4llvm22ConstantDataSequential19getElementAsIntegerEj>
     898:	cbz	x0, 8ac <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x9c>
     89c:	mov	w8, wzr
     8a0:	and	w8, w8, #0x1
     8a4:	sturb	w8, [x29, #-1]
     8a8:	b	944 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x134>
     8ac:	str	wzr, [sp, #16]
     8b0:	ldr	w8, [sp, #16]
     8b4:	ldr	w9, [sp, #20]
     8b8:	subs	w9, w9, #0x1
     8bc:	cmp	w8, w9
     8c0:	b.eq	8f4 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xe4>  // b.none
     8c4:	ldr	x0, [sp, #24]
     8c8:	ldr	w1, [sp, #16]
     8cc:	bl	0 <_ZNK4llvm22ConstantDataSequential19getElementAsIntegerEj>
     8d0:	cbnz	x0, 8e4 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xd4>
     8d4:	mov	w8, wzr
     8d8:	and	w8, w8, #0x1
     8dc:	sturb	w8, [x29, #-1]
     8e0:	b	944 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x134>
     8e4:	ldr	w8, [sp, #16]
     8e8:	add	w8, w8, #0x1
     8ec:	str	w8, [sp, #16]
     8f0:	b	8b0 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xa0>
     8f4:	mov	w8, #0x1                   	// #1
     8f8:	and	w8, w8, #0x1
     8fc:	sturb	w8, [x29, #-1]
     900:	b	944 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x134>
     904:	sub	x0, x29, #0x10
     908:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     90c:	tbnz	w0, #0, 914 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x104>
     910:	b	938 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x128>
     914:	ldur	x0, [x29, #-16]
     918:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     91c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     920:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     924:	cmp	x0, #0x1
     928:	cset	w8, eq  // eq = none
     92c:	and	w8, w8, #0x1
     930:	sturb	w8, [x29, #-1]
     934:	b	944 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x134>
     938:	mov	w8, wzr
     93c:	and	w8, w8, #0x1
     940:	sturb	w8, [x29, #-1]
     944:	ldurb	w8, [x29, #-1]
     948:	and	w0, w8, #0x1
     94c:	ldp	x29, x30, [sp, #48]
     950:	add	sp, sp, #0x40
     954:	ret

0000000000000958 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE>:
     958:	sub	sp, sp, #0x120
     95c:	stp	x29, x30, [sp, #256]
     960:	str	x28, [sp, #272]
     964:	add	x29, sp, #0x100
     968:	stur	x2, [x29, #-24]
     96c:	ldur	w8, [x29, #-24]
     970:	stur	w8, [x29, #-12]
     974:	stur	x0, [x29, #-32]
     978:	stur	x1, [x29, #-40]
     97c:	stur	x3, [x29, #-48]
     980:	ldur	x9, [x29, #-32]
     984:	ldur	x0, [x29, #-40]
     988:	str	x9, [sp, #32]
     98c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     990:	tbnz	w0, #0, 998 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x40>
     994:	b	9d0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x78>
     998:	ldur	x1, [x29, #-40]
     99c:	ldur	w8, [x29, #-12]
     9a0:	stur	w8, [x29, #-52]
     9a4:	ldur	x3, [x29, #-48]
     9a8:	ldur	w8, [x29, #-52]
     9ac:	stur	w8, [x29, #-64]
     9b0:	ldur	x2, [x29, #-64]
     9b4:	ldr	x9, [sp, #32]
     9b8:	ldr	x10, [x9]
     9bc:	ldr	x10, [x10, #80]
     9c0:	mov	x0, x9
     9c4:	blr	x10
     9c8:	stur	x0, [x29, #-8]
     9cc:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x290>
     9d0:	ldur	x0, [x29, #-40]
     9d4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     9d8:	stur	x0, [x29, #-72]
     9dc:	ldur	x8, [x29, #-72]
     9e0:	cbz	x8, b34 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x1dc>
     9e4:	ldur	x0, [x29, #-72]
     9e8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     9ec:	sub	x8, x29, #0x50
     9f0:	stur	x0, [x29, #-80]
     9f4:	sub	x0, x29, #0x60
     9f8:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     9fc:	add	x1, x1, #0x0
     a00:	str	x8, [sp, #24]
     a04:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a08:	ldur	x1, [x29, #-96]
     a0c:	ldur	x2, [x29, #-88]
     a10:	ldr	x0, [sp, #24]
     a14:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
     a18:	tbnz	w0, #0, a20 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0xc8>
     a1c:	b	a34 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0xdc>
     a20:	sub	x0, x29, #0xc
     a24:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a28:	mov	w8, #0x1                   	// #1
     a2c:	str	w8, [sp, #20]
     a30:	tbnz	w0, #0, af0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x198>
     a34:	sub	x0, x29, #0x70
     a38:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a3c:	add	x1, x1, #0x0
     a40:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a44:	ldur	x1, [x29, #-112]
     a48:	ldur	x2, [x29, #-104]
     a4c:	sub	x0, x29, #0x50
     a50:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
     a54:	tbnz	w0, #0, a5c <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x104>
     a58:	b	a70 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x118>
     a5c:	sub	x0, x29, #0xc
     a60:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a64:	mov	w8, #0x1                   	// #1
     a68:	str	w8, [sp, #20]
     a6c:	tbnz	w0, #0, af0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x198>
     a70:	add	x0, sp, #0x80
     a74:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a78:	add	x1, x1, #0x0
     a7c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     a80:	ldr	x1, [sp, #128]
     a84:	ldr	x2, [sp, #136]
     a88:	sub	x0, x29, #0x50
     a8c:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
     a90:	tbnz	w0, #0, a98 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x140>
     a94:	b	aac <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x154>
     a98:	sub	x0, x29, #0xc
     a9c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     aa0:	mov	w8, #0x1                   	// #1
     aa4:	str	w8, [sp, #20]
     aa8:	tbnz	w0, #0, af0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x198>
     aac:	add	x0, sp, #0x70
     ab0:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ab4:	add	x1, x1, #0x0
     ab8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     abc:	ldr	x1, [sp, #112]
     ac0:	ldr	x2, [sp, #120]
     ac4:	sub	x0, x29, #0x50
     ac8:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
     acc:	mov	w8, #0x0                   	// #0
     ad0:	str	w8, [sp, #16]
     ad4:	tbnz	w0, #0, adc <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x184>
     ad8:	b	ae8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x190>
     adc:	sub	x0, x29, #0xc
     ae0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ae4:	str	w0, [sp, #16]
     ae8:	ldr	w8, [sp, #16]
     aec:	str	w8, [sp, #20]
     af0:	ldr	w8, [sp, #20]
     af4:	tbnz	w8, #0, afc <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x1a4>
     af8:	b	b34 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x1dc>
     afc:	ldur	x1, [x29, #-40]
     b00:	ldur	w8, [x29, #-12]
     b04:	str	w8, [sp, #108]
     b08:	ldur	x3, [x29, #-48]
     b0c:	ldr	w8, [sp, #108]
     b10:	str	w8, [sp, #96]
     b14:	ldr	x2, [sp, #96]
     b18:	ldr	x9, [sp, #32]
     b1c:	ldr	x10, [x9]
     b20:	ldr	x10, [x10, #80]
     b24:	mov	x0, x9
     b28:	blr	x10
     b2c:	stur	x0, [x29, #-8]
     b30:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x290>
     b34:	ldur	x0, [x29, #-40]
     b38:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     b3c:	str	x0, [sp, #88]
     b40:	ldr	x8, [sp, #88]
     b44:	cbz	x8, bb4 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x25c>
     b48:	ldr	x0, [sp, #88]
     b4c:	add	x8, sp, #0x48
     b50:	str	x0, [sp, #8]
     b54:	mov	x0, x8
     b58:	adrp	x1, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     b5c:	add	x1, x1, #0x0
     b60:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     b64:	ldr	x1, [sp, #72]
     b68:	ldr	x2, [sp, #80]
     b6c:	ldr	x0, [sp, #8]
     b70:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     b74:	tbnz	w0, #0, b7c <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x224>
     b78:	b	bb4 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x25c>
     b7c:	ldur	x1, [x29, #-40]
     b80:	ldur	w8, [x29, #-12]
     b84:	str	w8, [sp, #68]
     b88:	ldur	x3, [x29, #-48]
     b8c:	ldr	w8, [sp, #68]
     b90:	str	w8, [sp, #56]
     b94:	ldr	x2, [sp, #56]
     b98:	ldr	x9, [sp, #32]
     b9c:	ldr	x10, [x9]
     ba0:	ldr	x10, [x10, #80]
     ba4:	mov	x0, x9
     ba8:	blr	x10
     bac:	stur	x0, [x29, #-8]
     bb0:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x290>
     bb4:	ldur	x1, [x29, #-40]
     bb8:	ldur	w8, [x29, #-12]
     bbc:	str	w8, [sp, #52]
     bc0:	ldur	x3, [x29, #-48]
     bc4:	ldr	w8, [sp, #52]
     bc8:	str	w8, [sp, #40]
     bcc:	ldr	x2, [sp, #40]
     bd0:	ldr	x9, [sp, #32]
     bd4:	ldr	x10, [x9]
     bd8:	ldr	x10, [x10, #168]
     bdc:	mov	x0, x9
     be0:	blr	x10
     be4:	stur	x0, [x29, #-8]
     be8:	ldur	x0, [x29, #-8]
     bec:	ldr	x28, [sp, #272]
     bf0:	ldp	x29, x30, [sp, #256]
     bf4:	add	sp, sp, #0x120
     bf8:	ret

0000000000000bfc <_ZNK4llvm24TargetLoweringObjectFile22getSectionForJumpTableERKNS_8FunctionERKNS_13TargetMachineE>:
     bfc:	sub	sp, sp, #0x60
     c00:	stp	x29, x30, [sp, #80]
     c04:	add	x29, sp, #0x50
     c08:	mov	x8, xzr
     c0c:	sub	x4, x29, #0x1c
     c10:	stur	x0, [x29, #-8]
     c14:	stur	x1, [x29, #-16]
     c18:	stur	x2, [x29, #-24]
     c1c:	ldur	x9, [x29, #-8]
     c20:	stur	wzr, [x29, #-28]
     c24:	ldur	x0, [x29, #-16]
     c28:	str	x8, [sp, #24]
     c2c:	str	x4, [sp, #16]
     c30:	str	x9, [sp, #8]
     c34:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     c38:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     c3c:	str	x0, [sp]
     c40:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     c44:	str	x0, [sp, #40]
     c48:	ldr	w10, [sp, #40]
     c4c:	stur	w10, [x29, #-32]
     c50:	ldur	w10, [x29, #-32]
     c54:	str	w10, [sp, #32]
     c58:	ldr	x2, [sp, #32]
     c5c:	ldr	x8, [sp, #8]
     c60:	ldr	x9, [x8]
     c64:	ldr	x9, [x9, #48]
     c68:	mov	x0, x8
     c6c:	ldr	x1, [sp]
     c70:	ldr	x3, [sp, #24]
     c74:	ldr	x4, [sp, #16]
     c78:	blr	x9
     c7c:	ldp	x29, x30, [sp, #80]
     c80:	add	sp, sp, #0x60
     c84:	ret

0000000000000c88 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE>:
     c88:	sub	sp, sp, #0x30
     c8c:	stp	x29, x30, [sp, #32]
     c90:	add	x29, sp, #0x20
     c94:	str	x0, [sp, #16]
     c98:	and	w8, w1, #0x1
     c9c:	strb	w8, [sp, #15]
     ca0:	str	x2, [sp]
     ca4:	ldrb	w8, [sp, #15]
     ca8:	tbnz	w8, #0, cb0 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE+0x28>
     cac:	b	cc0 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE+0x38>
     cb0:	mov	w8, #0x1                   	// #1
     cb4:	and	w8, w8, #0x1
     cb8:	sturb	w8, [x29, #-1]
     cbc:	b	cd0 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE+0x48>
     cc0:	ldr	x0, [sp]
     cc4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     cc8:	and	w8, w0, #0x1
     ccc:	sturb	w8, [x29, #-1]
     cd0:	ldurb	w8, [x29, #-1]
     cd4:	and	w0, w8, #0x1
     cd8:	ldp	x29, x30, [sp, #32]
     cdc:	add	sp, sp, #0x30
     ce0:	ret

0000000000000ce4 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj>:
     ce4:	sub	sp, sp, #0x50
     ce8:	stp	x29, x30, [sp, #64]
     cec:	add	x29, sp, #0x40
     cf0:	sub	x8, x29, #0xc
     cf4:	stur	x2, [x29, #-24]
     cf8:	ldur	w9, [x29, #-24]
     cfc:	stur	w9, [x29, #-12]
     d00:	str	x0, [sp, #32]
     d04:	str	x1, [sp, #24]
     d08:	str	x3, [sp, #16]
     d0c:	str	x4, [sp, #8]
     d10:	ldr	x10, [sp, #32]
     d14:	mov	x0, x8
     d18:	str	x10, [sp]
     d1c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     d20:	tbnz	w0, #0, d28 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x44>
     d24:	b	d44 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x60>
     d28:	ldr	x8, [sp]
     d2c:	ldr	x9, [x8, #48]
     d30:	cbz	x9, d44 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x60>
     d34:	ldr	x8, [sp]
     d38:	ldr	x9, [x8, #48]
     d3c:	stur	x9, [x29, #-8]
     d40:	b	d50 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x6c>
     d44:	ldr	x8, [sp]
     d48:	ldr	x9, [x8, #32]
     d4c:	stur	x9, [x29, #-8]
     d50:	ldur	x0, [x29, #-8]
     d54:	ldp	x29, x30, [sp, #64]
     d58:	add	sp, sp, #0x50
     d5c:	ret

0000000000000d60 <_ZNK4llvm24TargetLoweringObjectFile23getTTypeGlobalReferenceEPKNS_11GlobalValueEjRKNS_13TargetMachineEPNS_17MachineModuleInfoERNS_10MCStreamerE>:
     d60:	sub	sp, sp, #0x60
     d64:	stp	x29, x30, [sp, #80]
     d68:	add	x29, sp, #0x50
     d6c:	stur	x0, [x29, #-8]
     d70:	stur	x1, [x29, #-16]
     d74:	stur	w2, [x29, #-20]
     d78:	stur	x3, [x29, #-32]
     d7c:	str	x4, [sp, #40]
     d80:	str	x5, [sp, #32]
     d84:	ldur	x8, [x29, #-8]
     d88:	ldur	x0, [x29, #-32]
     d8c:	ldur	x1, [x29, #-16]
     d90:	str	x8, [sp, #16]
     d94:	bl	0 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>
     d98:	ldr	x8, [sp, #16]
     d9c:	str	x0, [sp, #8]
     da0:	mov	x0, x8
     da4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     da8:	ldr	x1, [sp, #8]
     dac:	str	x0, [sp]
     db0:	mov	x0, x1
     db4:	ldr	x1, [sp]
     db8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     dbc:	str	x0, [sp, #24]
     dc0:	ldr	x1, [sp, #24]
     dc4:	ldur	w2, [x29, #-20]
     dc8:	ldr	x3, [sp, #32]
     dcc:	ldr	x0, [sp, #16]
     dd0:	bl	de0 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE>
     dd4:	ldp	x29, x30, [sp, #80]
     dd8:	add	sp, sp, #0x60
     ddc:	ret

0000000000000de0 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE>:
     de0:	sub	sp, sp, #0xa0
     de4:	stp	x29, x30, [sp, #144]
     de8:	add	x29, sp, #0x90
     dec:	stur	x0, [x29, #-16]
     df0:	stur	x1, [x29, #-24]
     df4:	stur	w2, [x29, #-28]
     df8:	stur	x3, [x29, #-40]
     dfc:	ldur	x8, [x29, #-16]
     e00:	ldur	w9, [x29, #-28]
     e04:	and	w9, w9, #0x70
     e08:	str	x8, [sp, #72]
     e0c:	str	w9, [sp, #68]
     e10:	cbz	w9, e3c <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x5c>
     e14:	b	e18 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x38>
     e18:	ldr	w8, [sp, #68]
     e1c:	cmp	w8, #0x10
     e20:	b.eq	e48 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x68>  // b.none
     e24:	b	e28 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x48>
     e28:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     e2c:	add	x0, x0, #0x0
     e30:	mov	w8, #0x1                   	// #1
     e34:	and	w1, w8, #0x1
     e38:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
     e3c:	ldur	x8, [x29, #-24]
     e40:	stur	x8, [x29, #-8]
     e44:	b	efc <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x11c>
     e48:	ldr	x0, [sp, #72]
     e4c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     e50:	mov	w8, #0x1                   	// #1
     e54:	and	w1, w8, #0x1
     e58:	bl	0 <_ZN4llvm9MCContext16createTempSymbolEb>
     e5c:	stur	x0, [x29, #-48]
     e60:	ldur	x9, [x29, #-40]
     e64:	ldur	x1, [x29, #-48]
     e68:	sub	x0, x29, #0x38
     e6c:	stur	xzr, [x29, #-56]
     e70:	str	x9, [sp, #56]
     e74:	str	x1, [sp, #48]
     e78:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     e7c:	ldur	x2, [x29, #-56]
     e80:	ldr	x9, [sp, #56]
     e84:	ldr	x10, [x9]
     e88:	ldr	x10, [x10, #176]
     e8c:	mov	x0, x9
     e90:	ldr	x1, [sp, #48]
     e94:	blr	x10
     e98:	ldur	x0, [x29, #-48]
     e9c:	ldr	x9, [sp, #72]
     ea0:	str	x0, [sp, #40]
     ea4:	mov	x0, x9
     ea8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     eac:	ldr	x9, [sp, #40]
     eb0:	str	x0, [sp, #32]
     eb4:	mov	x0, x9
     eb8:	ldr	x1, [sp, #32]
     ebc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ec0:	stur	x0, [x29, #-64]
     ec4:	ldur	x0, [x29, #-24]
     ec8:	ldur	x1, [x29, #-64]
     ecc:	ldr	x9, [sp, #72]
     ed0:	str	x0, [sp, #24]
     ed4:	mov	x0, x9
     ed8:	str	x1, [sp, #16]
     edc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ee0:	ldr	x9, [sp, #24]
     ee4:	str	x0, [sp, #8]
     ee8:	mov	x0, x9
     eec:	ldr	x1, [sp, #16]
     ef0:	ldr	x2, [sp, #8]
     ef4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ef8:	stur	x0, [x29, #-8]
     efc:	ldur	x0, [x29, #-8]
     f00:	ldp	x29, x30, [sp, #144]
     f04:	add	sp, sp, #0xa0
     f08:	ret

0000000000000f0c <_ZNK4llvm24TargetLoweringObjectFile25getDebugThreadLocalSymbolEPKNS_8MCSymbolE>:
     f0c:	sub	sp, sp, #0x20
     f10:	stp	x29, x30, [sp, #16]
     f14:	add	x29, sp, #0x10
     f18:	str	x0, [sp, #8]
     f1c:	str	x1, [sp]
     f20:	ldr	x8, [sp, #8]
     f24:	ldr	x0, [sp]
     f28:	ldr	x1, [x8, #800]
     f2c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     f30:	ldp	x29, x30, [sp, #16]
     f34:	add	sp, sp, #0x20
     f38:	ret

0000000000000f3c <_ZNK4llvm24TargetLoweringObjectFile17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERKNS_13TargetMachineE>:
     f3c:	sub	sp, sp, #0x30
     f40:	stp	x29, x30, [sp, #32]
     f44:	add	x29, sp, #0x20
     f48:	stur	x0, [x29, #-8]
     f4c:	str	x1, [sp, #16]
     f50:	str	x2, [sp, #8]
     f54:	str	x3, [sp]
     f58:	ldur	x8, [x29, #-8]
     f5c:	ldr	x0, [x8, #808]
     f60:	ldr	x1, [sp, #16]
     f64:	ldr	x2, [sp, #8]
     f68:	mov	w9, wzr
     f6c:	and	w3, w9, #0x1
     f70:	bl	0 <_ZNK4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueEb>
     f74:	ldp	x29, x30, [sp, #32]
     f78:	add	sp, sp, #0x30
     f7c:	ret

0000000000000f80 <_ZL13isNullOrUndefPKN4llvm8ConstantE>:
     f80:	sub	sp, sp, #0x50
     f84:	stp	x29, x30, [sp, #64]
     f88:	add	x29, sp, #0x40
     f8c:	stur	x0, [x29, #-16]
     f90:	ldur	x0, [x29, #-16]
     f94:	bl	0 <_ZNK4llvm8Constant11isNullValueEv>
     f98:	tbnz	w0, #0, fac <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x2c>
     f9c:	sub	x0, x29, #0x10
     fa0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     fa4:	tbnz	w0, #0, fac <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x2c>
     fa8:	b	fbc <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x3c>
     fac:	mov	w8, #0x1                   	// #1
     fb0:	and	w8, w8, #0x1
     fb4:	sturb	w8, [x29, #-1]
     fb8:	b	1060 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xe0>
     fbc:	sub	x0, x29, #0x10
     fc0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     fc4:	tbnz	w0, #0, fd8 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x58>
     fc8:	mov	w8, wzr
     fcc:	and	w8, w8, #0x1
     fd0:	sturb	w8, [x29, #-1]
     fd4:	b	1060 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xe0>
     fd8:	ldur	x0, [x29, #-16]
     fdc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     fe0:	add	x8, sp, #0x18
     fe4:	str	x0, [sp, #24]
     fe8:	str	x1, [sp, #32]
     fec:	stur	x8, [x29, #-24]
     ff0:	ldur	x0, [x29, #-24]
     ff4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
     ff8:	str	x0, [sp, #16]
     ffc:	ldur	x0, [x29, #-24]
    1000:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
    1004:	str	x0, [sp, #8]
    1008:	add	x0, sp, #0x10
    100c:	add	x1, sp, #0x8
    1010:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
    1014:	tbnz	w0, #0, 101c <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x9c>
    1018:	b	1054 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xd4>
    101c:	add	x0, sp, #0x10
    1020:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
    1024:	str	x0, [sp]
    1028:	ldr	x0, [sp]
    102c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
    1030:	bl	f80 <_ZL13isNullOrUndefPKN4llvm8ConstantE>
    1034:	tbnz	w0, #0, 1048 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xc8>
    1038:	mov	w8, wzr
    103c:	and	w8, w8, #0x1
    1040:	sturb	w8, [x29, #-1]
    1044:	b	1060 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xe0>
    1048:	add	x0, sp, #0x10
    104c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
    1050:	b	1008 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x88>
    1054:	mov	w8, #0x1                   	// #1
    1058:	and	w8, w8, #0x1
    105c:	sturb	w8, [x29, #-1]
    1060:	ldurb	w8, [x29, #-1]
    1064:	and	w0, w8, #0x1
    1068:	ldp	x29, x30, [sp, #64]
    106c:	add	sp, sp, #0x50
    1070:	ret

Disassembly of section .text._ZN4llvm7ManglerD2Ev:

0000000000000000 <_ZN4llvm7ManglerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm7ManglerD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm7ManglerC2Ev:

0000000000000000 <_ZN4llvm7ManglerC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZN4llvm7ManglerC2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm16MCObjectFileInfoD2Ev:

0000000000000000 <_ZN4llvm16MCObjectFileInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x2d0
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm16MCObjectFileInfoD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x1c0
  28:	bl	0 <_ZN4llvm16MCObjectFileInfoD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj60EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj60EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue9getParentEv:

0000000000000000 <_ZNK4llvm11GlobalValue9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv:

0000000000000000 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	w9, [x8, #24]
  18:	subs	w9, w9, #0x0
  1c:	mov	w8, w9
  20:	ubfx	x8, x8, #0, #32
  24:	cmp	x8, #0x5
  28:	str	x8, [sp]
  2c:	b.hi	98 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0x98>  // b.pmore
  30:	adrp	x8, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  34:	add	x8, x8, #0x0
  38:	ldr	x11, [sp]
  3c:	ldrsw	x10, [x8, x11, lsl #2]
  40:	add	x9, x8, x10
  44:	br	x9
  48:	add	x0, sp, #0x10
  4c:	adrp	x1, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  50:	add	x1, x1, #0x0
  54:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  58:	b	b0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xb0>
  5c:	add	x0, sp, #0x10
  60:	adrp	x1, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  64:	add	x1, x1, #0x0
  68:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  6c:	b	b0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xb0>
  70:	add	x0, sp, #0x10
  74:	adrp	x1, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  78:	add	x1, x1, #0x0
  7c:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  80:	b	b0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xb0>
  84:	add	x0, sp, #0x10
  88:	adrp	x1, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  8c:	add	x1, x1, #0x0
  90:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  94:	b	b0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xb0>
  98:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  9c:	add	x0, x0, #0x0
  a0:	adrp	x1, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  a4:	add	x1, x1, #0x0
  a8:	mov	w2, #0x14d                 	// #333
  ac:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  b0:	ldr	x0, [sp, #16]
  b4:	ldr	x1, [sp, #24]
  b8:	ldp	x29, x30, [sp, #32]
  bc:	add	sp, sp, #0x30
  c0:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EEpLENS_9StringRefE:

0000000000000000 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	mov	x0, x8
  24:	str	x8, [sp, #32]
  28:	str	x9, [sp, #24]
  2c:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  30:	ldr	x8, [sp, #32]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  58:	ldr	x0, [sp, #24]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_:

0000000000000000 <_ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x6                   	// #6
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x128                 	// #296
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj60EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj60EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SectionKind7getTextEv:

0000000000000000 <_ZN4llvm11SectionKind7getTextEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x1                   	// #1
  10:	bl	0 <_ZN4llvm11SectionKind7getTextEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue13isThreadLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue13isThreadLocalEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue13isThreadLocalEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11SectionKind12getThreadBSSEv:

0000000000000000 <_ZN4llvm11SectionKind12getThreadBSSEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xb                   	// #11
  10:	bl	0 <_ZN4llvm11SectionKind12getThreadBSSEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind13getThreadDataEv:

0000000000000000 <_ZN4llvm11SectionKind13getThreadDataEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xc                   	// #12
  10:	bl	0 <_ZN4llvm11SectionKind13getThreadDataEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue16hasCommonLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11SectionKind9getCommonEv:

0000000000000000 <_ZN4llvm11SectionKind9getCommonEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x10                  	// #16
  10:	bl	0 <_ZN4llvm11SectionKind9getCommonEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15hasLocalLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11SectionKind11getBSSLocalEv:

0000000000000000 <_ZN4llvm11SectionKind11getBSSLocalEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xe                   	// #14
  10:	bl	0 <_ZN4llvm11SectionKind11getBSSLocalEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18hasExternalLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11SectionKind12getBSSExternEv:

0000000000000000 <_ZN4llvm11SectionKind12getBSSExternEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xf                   	// #15
  10:	bl	0 <_ZN4llvm11SectionKind12getBSSExternEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind6getBSSEv:

0000000000000000 <_ZN4llvm11SectionKind6getBSSEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xd                   	// #13
  10:	bl	0 <_ZN4llvm11SectionKind6getBSSEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable10isConstantEv:

0000000000000000 <_ZNK4llvm14GlobalVariable10isConstantEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #80]
  10:	and	w9, w9, #0x1
  14:	and	w0, w9, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable14getInitializerEv:

0000000000000000 <_ZNK4llvm14GlobalVariable14getInitializerEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x30>
  2c:	b	38 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x44>
  40:	b	48 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x48>
  44:	b	68 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x89                  	// #137
  5c:	adrp	x3, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  70:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv:

0000000000000000 <_ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv>
  18:	cmp	w0, #0x2
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11SectionKind11getReadOnlyEv:

0000000000000000 <_ZN4llvm11SectionKind11getReadOnlyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x3                   	// #3
  10:	bl	0 <_ZN4llvm11SectionKind11getReadOnlyEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm5Value7getTypeEv:

0000000000000000 <_ZNK4llvm5Value7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11IntegerType11getBitWidthEv:

0000000000000000 <_ZNK4llvm11IntegerType11getBitWidthEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11IntegerType11getBitWidthEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable1ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable1ByteCStringEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x4                   	// #4
  10:	bl	0 <_ZN4llvm11SectionKind24getMergeable1ByteCStringEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable2ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable2ByteCStringEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x5                   	// #5
  10:	bl	0 <_ZN4llvm11SectionKind24getMergeable2ByteCStringEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable4ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable4ByteCStringEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x6                   	// #6
  10:	bl	0 <_ZN4llvm11SectionKind24getMergeable4ByteCStringEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	ldr	x1, [sp, #32]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  28:	str	x0, [sp, #16]
  2c:	str	x1, [sp, #24]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
  3c:	mov	w8, w0
  40:	ubfx	x2, x8, #0, #32
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  50:	stur	x0, [x29, #-16]
  54:	stur	x1, [x29, #-8]
  58:	ldur	x0, [x29, #-16]
  5c:	ldur	x1, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNK4llvm8TypeSizecvmEv:

0000000000000000 <_ZNK4llvm8TypeSizecvmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8TypeSizecvmEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getMergeableConst4Ev:

0000000000000000 <_ZN4llvm11SectionKind18getMergeableConst4Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x7                   	// #7
  10:	bl	0 <_ZN4llvm11SectionKind18getMergeableConst4Ev>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getMergeableConst8Ev:

0000000000000000 <_ZN4llvm11SectionKind18getMergeableConst8Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x8                   	// #8
  10:	bl	0 <_ZN4llvm11SectionKind18getMergeableConst8Ev>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind19getMergeableConst16Ev:

0000000000000000 <_ZN4llvm11SectionKind19getMergeableConst16Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x9                   	// #9
  10:	bl	0 <_ZN4llvm11SectionKind19getMergeableConst16Ev>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind19getMergeableConst32Ev:

0000000000000000 <_ZN4llvm11SectionKind19getMergeableConst32Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0xa                   	// #10
  10:	bl	0 <_ZN4llvm11SectionKind19getMergeableConst32Ev>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getReadOnlyWithRelEv:

0000000000000000 <_ZN4llvm11SectionKind18getReadOnlyWithRelEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x12                  	// #18
  10:	bl	0 <_ZN4llvm11SectionKind18getReadOnlyWithRelEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SectionKind7getDataEv:

0000000000000000 <_ZN4llvm11SectionKind7getDataEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w0, #0x11                  	// #17
  10:	bl	0 <_ZN4llvm11SectionKind7getDataEv>
  14:	str	x0, [sp, #16]
  18:	ldr	w8, [sp, #16]
  1c:	stur	w8, [x29, #-4]
  20:	ldur	w8, [x29, #-4]
  24:	str	w8, [sp, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm12GlobalObject10hasSectionEv:

0000000000000000 <_ZNK4llvm12GlobalObject10hasSectionEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12GlobalObject10hasSectionEv>
  18:	tst	w0, #0x40
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable13getAttributesEv:

0000000000000000 <_ZNK4llvm14GlobalVariable13getAttributesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #72]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm11SectionKind5isBSSEv:

0000000000000000 <_ZNK4llvm11SectionKind5isBSSEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldrb	w9, [x8]
  10:	mov	w10, #0x1                   	// #1
  14:	cmp	w9, #0xd
  18:	str	x8, [sp, #16]
  1c:	str	w10, [sp, #12]
  20:	b.eq	50 <_ZNK4llvm11SectionKind5isBSSEv+0x50>  // b.none
  24:	ldr	x8, [sp, #16]
  28:	ldrb	w9, [x8]
  2c:	mov	w10, #0x1                   	// #1
  30:	cmp	w9, #0xe
  34:	str	w10, [sp, #12]
  38:	b.eq	50 <_ZNK4llvm11SectionKind5isBSSEv+0x50>  // b.none
  3c:	ldr	x8, [sp, #16]
  40:	ldrb	w9, [x8]
  44:	cmp	w9, #0xf
  48:	cset	w9, eq  // eq = none
  4c:	str	w9, [sp, #12]
  50:	ldr	w8, [sp, #12]
  54:	and	w0, w8, #0x1
  58:	add	sp, sp, #0x20
  5c:	ret

Disassembly of section .text._ZNK4llvm11SectionKind6isDataEv:

0000000000000000 <_ZNK4llvm11SectionKind6isDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	cmp	w9, #0x11
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm11SectionKind17isReadOnlyWithRelEv:

0000000000000000 <_ZNK4llvm11SectionKind17isReadOnlyWithRelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	cmp	w9, #0x12
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm11SectionKind10isReadOnlyEv:

0000000000000000 <_ZNK4llvm11SectionKind10isReadOnlyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8]
  18:	mov	w10, #0x1                   	// #1
  1c:	cmp	w9, #0x3
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	b.eq	4c <_ZNK4llvm11SectionKind10isReadOnlyEv+0x4c>  // b.none
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm11SectionKind10isReadOnlyEv>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #12]
  3c:	tbnz	w0, #0, 4c <_ZNK4llvm11SectionKind10isReadOnlyEv+0x4c>
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZNK4llvm11SectionKind10isReadOnlyEv>
  48:	str	w0, [sp, #12]
  4c:	ldr	w8, [sp, #12]
  50:	and	w0, w8, #0x1
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	add	x0, x8, #0x70
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
  34:	and	w0, w0, #0x1
  38:	ldp	x29, x30, [sp, #48]
  3c:	add	sp, sp, #0x40
  40:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15isWeakForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE:

0000000000000000 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x2, [x29, #-16]
  20:	str	xzr, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x2, [sp, #8]
  30:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>
  34:	ldr	x3, [sp, #24]
  38:	ldr	x0, [sp, #16]
  3c:	mov	w9, wzr
  40:	mov	w1, w9
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getContextEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #800]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x11                  	// #17
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x1, [x29, #-8]
  24:	ldur	x2, [x29, #-16]
  28:	ldur	x3, [x29, #-24]
  2c:	str	xzr, [sp, #32]
  30:	mov	x0, x9
  34:	str	w8, [sp, #28]
  38:	str	x1, [sp, #16]
  3c:	str	x2, [sp, #8]
  40:	str	x3, [sp]
  44:	bl	0 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>
  48:	ldr	x4, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp]
  5c:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile18emitModuleMetadataERNS_10MCStreamerERNS_6ModuleE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile18emitModuleMetadataERNS_10MCStreamerERNS_6ModuleE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZN4llvm24TargetLoweringObjectFile17getModuleMetadataERNS_6ModuleE:

0000000000000000 <_ZN4llvm24TargetLoweringObjectFile17getModuleMetadataERNS_6ModuleE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile20getStaticCtorSectionEjPKNS_8MCSymbolE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile20getStaticCtorSectionEjPKNS_8MCSymbolE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x0, [x8, #840]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile20getStaticDtorSectionEjPKNS_8MCSymbolE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile20getStaticDtorSectionEjPKNS_8MCSymbolE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x0, [x8, #848]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile22lowerRelativeReferenceEPKNS_11GlobalValueES3_RKNS_13TargetMachineE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile22lowerRelativeReferenceEPKNS_11GlobalValueES3_RKNS_13TargetMachineE>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, xzr
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	str	x2, [sp, #8]
  14:	str	x3, [sp]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile25getIndirectSymViaGOTPCRelEPKNS_11GlobalValueEPKNS_8MCSymbolERKNS_7MCValueElPNS_17MachineModuleInfoERNS_10MCStreamerE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile25getIndirectSymViaGOTPCRelEPKNS_11GlobalValueEPKNS_8MCSymbolERKNS_7MCValueElPNS_17MachineModuleInfoERNS_10MCStreamerE>:
   0:	sub	sp, sp, #0x40
   4:	mov	x8, xzr
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	str	x5, [sp, #16]
  20:	str	x6, [sp, #8]
  24:	mov	x0, x8
  28:	add	sp, sp, #0x40
  2c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile24emitLinkerFlagsForGlobalERNS_11raw_ostreamEPKNS_11GlobalValueE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile24emitLinkerFlagsForGlobalERNS_11raw_ostreamEPKNS_11GlobalValueE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile22emitLinkerFlagsForUsedERNS_11raw_ostreamEPKNS_11GlobalValueE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile22emitLinkerFlagsForUsedERNS_11raw_ostreamEPKNS_11GlobalValueE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile25getSectionForCommandLinesEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile25getSectionForCommandLinesEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	mov	x2, #0x8                   	// #8
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x28>
  24:	b	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb0>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  2c:	stur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  40:	str	x0, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #8]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	cmp	x8, x9
  5c:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb0>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldur	x1, [x29, #-16]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  74:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x98>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  8c:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x98>
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  a0:	ldr	x8, [sp, #16]
  a4:	add	x8, x8, #0x10
  a8:	str	x8, [sp, #16]
  ac:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x50>
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x10                  	// #16
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE7isEqualES3_S3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE7isEqualES3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC2Ej:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC2Ej>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC2Ej>
  24:	ldur	w1, [x29, #-12]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC2Ej>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w1, [x29, #-12]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  28:	str	w0, [sp, #16]
  2c:	ldr	w1, [sp, #16]
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  38:	tbnz	w0, #0, 40 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj+0x40>
  3c:	b	4c <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj+0x4c>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  48:	b	58 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj+0x58>
  4c:	ldr	x8, [sp, #8]
  50:	str	wzr, [x8, #16]
  54:	str	wzr, [x8, #20]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseC2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	w8, [sp, #12]
  18:	cbnz	w8, 24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj+0x24>
  1c:	stur	wzr, [x29, #-4]
  20:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj+0x4c>
  24:	ldr	w8, [sp, #12]
  28:	mov	w9, #0x4                   	// #4
  2c:	mul	w8, w8, w9
  30:	mov	w9, #0x3                   	// #3
  34:	udiv	w8, w8, w9
  38:	add	w8, w8, #0x1
  3c:	mov	w10, w8
  40:	ubfx	x0, x10, #0, #32
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj>
  48:	stur	w0, [x29, #-4]
  4c:	ldur	w0, [x29, #-4]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w9, [sp, #12]
  1c:	str	w9, [x8, #24]
  20:	ldr	w9, [x8, #24]
  24:	str	x8, [sp]
  28:	cbnz	w9, 48 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj+0x48>
  2c:	mov	x8, xzr
  30:	ldr	x9, [sp]
  34:	str	x8, [x9, #8]
  38:	mov	w10, wzr
  3c:	and	w10, w10, #0x1
  40:	sturb	w10, [x29, #-1]
  44:	b	78 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj+0x78>
  48:	ldr	x8, [sp]
  4c:	ldr	w9, [x8, #24]
  50:	mov	w10, w9
  54:	mov	x11, #0x10                  	// #16
  58:	mul	x0, x11, x10
  5c:	mov	x1, #0x8                   	// #8
  60:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj>
  64:	ldr	x8, [sp]
  68:	str	x0, [x8, #8]
  6c:	mov	w9, #0x1                   	// #1
  70:	and	w9, w9, #0x1
  74:	sturb	w9, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x30
  88:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #28]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [sp, #28]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  40:	ldr	x9, [sp, #16]
  44:	str	w0, [sp, #12]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #12]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp, #8]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp, #8]
  70:	ldr	w8, [sp, #8]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  a4:	stur	x0, [x29, #-16]
  a8:	ldr	x0, [sp, #16]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  bc:	str	x0, [sp, #32]
  c0:	ldur	x8, [x29, #-24]
  c4:	ldr	x9, [sp, #32]
  c8:	cmp	x8, x9
  cc:	b.eq	f0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0xf0>  // b.none
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  d8:	ldur	x8, [x29, #-16]
  dc:	str	x8, [x0]
  e0:	ldur	x8, [x29, #-24]
  e4:	add	x8, x8, #0x10
  e8:	stur	x8, [x29, #-24]
  ec:	b	c0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0xc0>
  f0:	ldp	x29, x30, [sp, #64]
  f4:	add	sp, sp, #0x50
  f8:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_Znwm>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #20]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	mov	x2, #0x8                   	// #8
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x28>
  24:	b	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb0>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  2c:	stur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  40:	str	x0, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #8]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	cmp	x8, x9
  5c:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb0>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldur	x1, [x29, #-16]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  74:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x98>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  8c:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x98>
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  a0:	ldr	x8, [sp, #16]
  a4:	add	x8, x8, #0x10
  a8:	str	x8, [sp, #16]
  ac:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x50>
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x10                  	// #16
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE7isEqualES3_S3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE7isEqualES3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj60EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj60EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x3c                  	// #60
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj60EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj60EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj60EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x1
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10getLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue10getLinkageEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	and	w0, w9, #0xf
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11SectionKind3getENS0_4KindE:

0000000000000000 <_ZN4llvm11SectionKind3getENS0_4KindE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	ldr	w8, [sp, #8]
   c:	strb	w8, [sp, #12]
  10:	ldr	w8, [sp, #12]
  14:	str	w8, [sp]
  18:	ldr	x0, [sp]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18getThreadLocalModeEv:

0000000000000000 <_ZNK4llvm11GlobalValue18getThreadLocalModeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #10
  14:	and	w0, w9, #0x7
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm4User14operand_valuesEv:

0000000000000000 <_ZNK4llvm4User14operand_valuesEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  3c:	stur	x0, [x29, #-16]
  40:	stur	x1, [x29, #-8]
  44:	ldur	x0, [x29, #-16]
  48:	ldur	x1, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm4User23const_value_op_iteratordeEv:

0000000000000000 <_ZNK4llvm4User23const_value_op_iteratordeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm4User23const_value_op_iteratordeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EppEv:

0000000000000000 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x18
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10UndefValue7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm10UndefValue7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10UndefValue7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x9
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_8ConstantEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_8ConstantEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>
  18:	mov	w8, #0x0                   	// #0
  1c:	cmp	w0, #0x6
  20:	str	w8, [sp, #4]
  24:	b.cc	3c <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE+0x3c>  // b.lo, b.ul, b.last
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>
  30:	cmp	w0, #0x8
  34:	cset	w8, ls  // ls = plast
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	and	w0, w8, #0x1
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_:

0000000000000000 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x18
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-24]
  1c:	str	x1, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #8]
  28:	str	x10, [sp]
  2c:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  30:	ldr	x8, [x0]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  40:	ldr	x8, [x0]
  44:	str	x8, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	ldr	x2, [sp, #16]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  58:	ldur	x0, [x29, #-16]
  5c:	ldur	x1, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNK4llvm4User14value_op_beginEv:

0000000000000000 <_ZNK4llvm4User14value_op_beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4User14value_op_beginEv>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZNK4llvm4User14value_op_beginEv>
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm4User12value_op_endEv:

0000000000000000 <_ZNK4llvm4User12value_op_endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4User12value_op_endEv>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZNK4llvm4User12value_op_endEv>
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZSt4moveIRN4llvm4User23const_value_op_iteratorEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm4User23const_value_op_iteratorEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC2ES2_S2_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC2ES2_S2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x10
  14:	stur	x1, [x29, #-8]
  18:	stur	x2, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	ldr	x10, [sp, #24]
  24:	mov	x0, x8
  28:	str	x9, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	bl	0 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC2ES2_S2_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC2ES2_S2_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #8]
  50:	str	x8, [x9, #8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm4User8op_beginEv:

0000000000000000 <_ZNK4llvm4User8op_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4User8op_beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm4User23const_value_op_iteratorC2EPKNS_3UseE:

0000000000000000 <_ZN4llvm4User23const_value_op_iteratorC2EPKNS_3UseE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm4User23const_value_op_iteratorC2EPKNS_3UseE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm4User14getOperandListEv:

0000000000000000 <_ZNK4llvm4User14getOperandListEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	w9, [x8, #20]
  18:	lsr	w9, w9, #30
  1c:	and	w9, w9, #0x1
  20:	str	x8, [sp, #16]
  24:	cbz	w9, 38 <_ZNK4llvm4User14getOperandListEv+0x38>
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZNK4llvm4User14getOperandListEv>
  30:	str	x0, [sp, #8]
  34:	b	44 <_ZNK4llvm4User14getOperandListEv+0x44>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNK4llvm4User14getOperandListEv>
  40:	str	x0, [sp, #8]
  44:	ldr	x8, [sp, #8]
  48:	mov	x0, x8
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm4User18getHungOffOperandsEv:

0000000000000000 <_ZNK4llvm4User18getHungOffOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0xfffffffffffffff8    	// #-8
  10:	add	x8, x8, x9
  14:	ldr	x0, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4User20getIntrusiveOperandsEv:

0000000000000000 <_ZNK4llvm4User20getIntrusiveOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #20]
  10:	and	w9, w9, #0xfffffff
  14:	mov	w0, w9
  18:	sxtw	x10, w0
  1c:	mov	x11, #0x18                  	// #24
  20:	mneg	x10, x10, x11
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC2ES5_:

0000000000000000 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC2ES5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC2ES5_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp, #8]
  30:	str	x8, [x9]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm3UseEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm3UseEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm4User6op_endEv:

0000000000000000 <_ZNK4llvm4User6op_endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4User6op_endEv>
  20:	ldr	x8, [sp]
  24:	ldr	w9, [x8, #20]
  28:	and	w9, w9, #0xfffffff
  2c:	mov	w1, w9
  30:	sxtw	x10, w1
  34:	mov	x11, #0x18                  	// #24
  38:	mul	x10, x11, x10
  3c:	add	x0, x0, x10
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EeqERKS2_:

0000000000000000 <_ZNK4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EeqERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm3UsecvPNS_5ValueEEv:

0000000000000000 <_ZNK4llvm3UsecvPNS_5ValueEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x10
  1c:	cset	w8, ls  // ls = plast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isCommonLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isCommonLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0xa
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	stur	w0, [x29, #-4]
  10:	ldur	w0, [x29, #-4]
  14:	bl	0 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>
  18:	mov	w8, #0x1                   	// #1
  1c:	str	w8, [sp, #8]
  20:	tbnz	w0, #0, 30 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE+0x30>
  24:	ldur	w0, [x29, #-4]
  28:	bl	0 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>
  2c:	str	w0, [sp, #8]
  30:	ldr	w8, [sp, #8]
  34:	and	w0, w8, #0x1
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm11GlobalValue17isInternalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue17isInternalLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x7
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x8
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue17isExternalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue17isExternalLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x0
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable14hasInitializerEv:

0000000000000000 <_ZNK4llvm14GlobalVariable14hasInitializerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
  18:	eor	w8, w0, #0x1
  1c:	and	w0, w8, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv:

0000000000000000 <_ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3Use3getEv:

0000000000000000 <_ZNK4llvm3Use3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0xffffffffffffffe8    	// #-24
  10:	add	x0, x8, x9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue14getUnnamedAddrEv:

0000000000000000 <_ZNK4llvm11GlobalValue14getUnnamedAddrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #6
  14:	and	w0, w9, #0x3
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type15getSubclassDataEv:

0000000000000000 <_ZNK4llvm4Type15getSubclassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0x8                   	// #8
  10:	ldr	w10, [x8, #8]
  14:	lsr	w0, w10, w9
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getNumElementsEv:

0000000000000000 <_ZNK4llvm14SequentialType14getNumElementsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>
  18:	mov	w8, #0x1                   	// #1
  1c:	cmp	w0, #0xb
  20:	str	w8, [sp, #4]
  24:	b.eq	3c <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE+0x3c>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>
  30:	cmp	w0, #0xc
  34:	cset	w8, eq  // eq = none
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	and	w0, w8, #0x1
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE>
  18:	cmp	w0, #0xa
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xe
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	and	w0, w9, #0xff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm7alignToENS_8TypeSizeEm:

0000000000000000 <_ZN4llvm7alignToENS_8TypeSizeEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-32]
  10:	stur	x1, [x29, #-24]
  14:	str	x2, [sp, #40]
  18:	ldr	x8, [sp, #40]
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #36]
  24:	cbz	x8, 30 <_ZN4llvm7alignToENS_8TypeSizeEm+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #36]
  30:	ldr	w8, [sp, #36]
  34:	tbnz	w8, #0, 3c <_ZN4llvm7alignToENS_8TypeSizeEm+0x3c>
  38:	b	40 <_ZN4llvm7alignToENS_8TypeSizeEm+0x40>
  3c:	b	60 <_ZN4llvm7alignToENS_8TypeSizeEm+0x60>
  40:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0xc7                  	// #199
  54:	adrp	x3, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	sub	x8, x29, #0x20
  64:	mov	x0, x8
  68:	str	x8, [sp, #24]
  6c:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  70:	ldr	x8, [sp, #40]
  74:	add	x8, x0, x8
  78:	subs	x8, x8, #0x1
  7c:	ldr	x9, [sp, #40]
  80:	udiv	x8, x8, x9
  84:	ldr	x9, [sp, #40]
  88:	mul	x1, x8, x9
  8c:	ldr	x0, [sp, #24]
  90:	str	x1, [sp, #16]
  94:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  98:	sub	x8, x29, #0x10
  9c:	str	w0, [sp, #12]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #16]
  a8:	ldr	w2, [sp, #12]
  ac:	and	w2, w2, #0x1
  b0:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  b4:	ldur	x0, [x29, #-16]
  b8:	ldur	x1, [x29, #-8]
  bc:	ldp	x29, x30, [sp, #80]
  c0:	add	sp, sp, #0x60
  c4:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	add	x10, sp, #0x30
  18:	stur	x0, [x29, #-24]
  1c:	stur	x1, [x29, #-32]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	str	x8, [sp, #40]
  2c:	str	x9, [sp, #32]
  30:	str	x10, [sp, #24]
  34:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  38:	str	x0, [sp, #48]
  3c:	str	x1, [sp, #56]
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  48:	add	x8, x0, #0x7
  4c:	ldr	x9, [sp, #40]
  50:	udiv	x1, x8, x9
  54:	ldr	x0, [sp, #24]
  58:	str	x1, [sp, #16]
  5c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  60:	ldr	x8, [sp, #32]
  64:	str	w0, [sp, #12]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #16]
  70:	ldr	w2, [sp, #12]
  74:	and	w2, w2, #0x1
  78:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-8]
  84:	ldp	x29, x30, [sp, #96]
  88:	add	sp, sp, #0x70
  8c:	ret

Disassembly of section .text._ZNK4llvm8TypeSize15getKnownMinSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize15getKnownMinSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSize10isScalableEv:

0000000000000000 <_ZNK4llvm8TypeSize10isScalableEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8TypeSizeC2Emb:

0000000000000000 <_ZN4llvm8TypeSizeC2Emb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	mov	w8, #0x1                   	// #1
  10:	and	w8, w2, w8
  14:	strb	w8, [sp, #15]
  18:	ldr	x9, [sp, #24]
  1c:	ldr	x10, [sp, #16]
  20:	str	x10, [x9]
  24:	ldrb	w8, [sp, #15]
  28:	and	w8, w8, #0x1
  2c:	strb	w8, [x9, #8]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x9, [x29, #-24]
  1c:	ldur	x0, [x29, #-32]
  20:	mov	x1, x8
  24:	str	x9, [sp, #72]
  28:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  2c:	mov	w10, #0x0                   	// #0
  30:	str	w10, [sp, #68]
  34:	tbnz	w0, #0, 3c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x3c>
  38:	b	44 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x44>
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #68]
  44:	ldr	w8, [sp, #68]
  48:	tbnz	w8, #0, 50 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x50>
  4c:	b	54 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x54>
  50:	b	74 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x74>
  54:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x271                 	// #625
  68:	adrp	x3, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	x0, [x29, #-32]
  78:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  7c:	subs	w8, w0, #0x1
  80:	mov	w9, w8
  84:	ubfx	x9, x9, #0, #32
  88:	cmp	x9, #0xf
  8c:	str	x9, [sp, #56]
  90:	b.hi	29c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x29c>  // b.pmore
  94:	adrp	x8, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  98:	add	x8, x8, #0x0
  9c:	ldr	x11, [sp, #56]
  a0:	ldrsw	x10, [x8, x11, lsl #2]
  a4:	add	x9, x8, x10
  a8:	br	x9
  ac:	ldr	x0, [sp, #72]
  b0:	mov	w8, wzr
  b4:	mov	w1, w8
  b8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  bc:	mov	w9, w0
  c0:	ubfx	x0, x9, #0, #32
  c4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  c8:	stur	x0, [x29, #-16]
  cc:	stur	x1, [x29, #-8]
  d0:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
  d4:	ldur	x0, [x29, #-32]
  d8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  dc:	ldr	x8, [sp, #72]
  e0:	str	w0, [sp, #52]
  e4:	mov	x0, x8
  e8:	ldr	w1, [sp, #52]
  ec:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  f0:	mov	w8, w0
  f4:	ubfx	x0, x8, #0, #32
  f8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  fc:	stur	x0, [x29, #-16]
 100:	stur	x1, [x29, #-8]
 104:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 108:	ldur	x0, [x29, #-32]
 10c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 110:	stur	x0, [x29, #-40]
 114:	ldur	x0, [x29, #-40]
 118:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 11c:	ldur	x8, [x29, #-40]
 120:	str	x0, [sp, #40]
 124:	mov	x0, x8
 128:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 12c:	ldr	x8, [sp, #72]
 130:	str	x0, [sp, #32]
 134:	mov	x0, x8
 138:	ldr	x1, [sp, #32]
 13c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 140:	sub	x8, x29, #0x38
 144:	stur	x0, [x29, #-56]
 148:	stur	x1, [x29, #-48]
 14c:	ldr	x0, [sp, #40]
 150:	mov	x1, x8
 154:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 158:	stur	x0, [x29, #-16]
 15c:	stur	x1, [x29, #-8]
 160:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 164:	ldur	x0, [x29, #-32]
 168:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 16c:	ldr	x8, [sp, #72]
 170:	str	x0, [sp, #24]
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #24]
 17c:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 180:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 184:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 188:	stur	x0, [x29, #-16]
 18c:	stur	x1, [x29, #-8]
 190:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 194:	ldur	x0, [x29, #-32]
 198:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 19c:	mov	w8, w0
 1a0:	ubfx	x0, x8, #0, #32
 1a4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a8:	stur	x0, [x29, #-16]
 1ac:	stur	x1, [x29, #-8]
 1b0:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1b4:	mov	x0, #0x10                  	// #16
 1b8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1bc:	stur	x0, [x29, #-16]
 1c0:	stur	x1, [x29, #-8]
 1c4:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1c8:	mov	x0, #0x20                  	// #32
 1cc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1d0:	stur	x0, [x29, #-16]
 1d4:	stur	x1, [x29, #-8]
 1d8:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1dc:	mov	x0, #0x40                  	// #64
 1e0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1e4:	stur	x0, [x29, #-16]
 1e8:	stur	x1, [x29, #-8]
 1ec:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 1f0:	mov	x0, #0x80                  	// #128
 1f4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1f8:	stur	x0, [x29, #-16]
 1fc:	stur	x1, [x29, #-8]
 200:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 204:	mov	x0, #0x50                  	// #80
 208:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 20c:	stur	x0, [x29, #-16]
 210:	stur	x1, [x29, #-8]
 214:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 218:	ldur	x0, [x29, #-32]
 21c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 220:	stur	x0, [x29, #-64]
 224:	ldur	x0, [x29, #-64]
 228:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 22c:	sub	x8, x29, #0x48
 230:	stur	x0, [x29, #-72]
 234:	ldur	w9, [x29, #-72]
 238:	mov	w10, w9
 23c:	ldur	x0, [x29, #-64]
 240:	str	x8, [sp, #16]
 244:	str	x10, [sp, #8]
 248:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 24c:	ldr	x8, [sp, #72]
 250:	str	x0, [sp]
 254:	mov	x0, x8
 258:	ldr	x1, [sp]
 25c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 260:	add	x8, sp, #0x50
 264:	str	x0, [sp, #80]
 268:	str	x1, [sp, #88]
 26c:	mov	x0, x8
 270:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 274:	ldr	x8, [sp, #8]
 278:	mul	x10, x8, x0
 27c:	stur	x10, [x29, #-80]
 280:	ldur	x1, [x29, #-80]
 284:	ldr	x10, [sp, #16]
 288:	ldrb	w9, [x10, #4]
 28c:	sub	x0, x29, #0x10
 290:	and	w2, w9, #0x1
 294:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 298:	b	2b4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x2b4>
 29c:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 2a0:	add	x0, x0, #0x0
 2a4:	adrp	x1, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 2a8:	add	x1, x1, #0x0
 2ac:	mov	w2, #0x298                 	// #664
 2b0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 2b4:	ldur	x0, [x29, #-16]
 2b8:	ldur	x1, [x29, #-8]
 2bc:	ldp	x29, x30, [sp, #176]
 2c0:	add	sp, sp, #0xc0
 2c4:	ret

Disassembly of section .text._ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE:

0000000000000000 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  24:	cmp	w0, #0xb
  28:	b.eq	58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>  // b.none
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  34:	tbnz	w0, #0, 58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  40:	cmp	w0, #0xf
  44:	b.eq	58 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x58>  // b.none
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  50:	cmp	w0, #0x9
  54:	b.ne	68 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x68>  // b.any
  58:	mov	w8, #0x1                   	// #1
  5c:	and	w8, w8, #0x1
  60:	sturb	w8, [x29, #-1]
  64:	b	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  70:	cmp	w0, #0xd
  74:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  78:	ldr	x0, [sp]
  7c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  80:	cmp	w0, #0xe
  84:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  88:	ldr	x0, [sp]
  8c:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  90:	cmp	w0, #0x10
  94:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  98:	mov	w8, wzr
  9c:	and	w8, w8, #0x1
  a0:	sturb	w8, [x29, #-1]
  a4:	b	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>
  a8:	ldr	x1, [sp, #8]
  ac:	ldr	x0, [sp]
  b0:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
  b4:	and	w8, w0, #0x1
  b8:	sturb	w8, [x29, #-1]
  bc:	ldurb	w8, [x29, #-1]
  c0:	and	w0, w8, #0x1
  c4:	ldp	x29, x30, [sp, #32]
  c8:	add	sp, sp, #0x30
  cc:	ret

Disassembly of section .text._ZN4llvm8TypeSize5FixedEm:

0000000000000000 <_ZN4llvm8TypeSize5FixedEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x1, [sp, #8]
  18:	mov	x0, x8
  1c:	mov	w9, wzr
  20:	and	w2, w9, #0x1
  24:	bl	0 <_ZN4llvm8TypeSize5FixedEm>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #24]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm10DataLayout20getPointerSizeInBitsEj:

0000000000000000 <_ZNK4llvm10DataLayout20getPointerSizeInBitsEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	w1, [sp, #4]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	str	w8, [sp]
  24:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
  28:	ldr	w8, [sp]
  2c:	mul	w0, w0, w8
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm4Type22getPointerAddressSpaceEv:

0000000000000000 <_ZNK4llvm4Type22getPointerAddressSpaceEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  18:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  1c:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvmmlEmRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEmRKNS_8TypeSizeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	ldr	x10, [sp]
  20:	ldr	x10, [x10]
  24:	mul	x1, x9, x10
  28:	ldr	x9, [sp]
  2c:	ldrb	w11, [x9, #8]
  30:	mov	x0, x8
  34:	and	w2, w11, #0x1
  38:	bl	0 <_ZN4llvmmlEmRKNS_8TypeSizeE>
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #24]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x8                   	// #8
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-24]
  18:	str	x1, [sp, #32]
  1c:	ldur	x0, [x29, #-24]
  20:	ldr	x1, [sp, #32]
  24:	str	w8, [sp, #12]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  30:	str	x0, [sp, #16]
  34:	str	x1, [sp, #24]
  38:	ldr	w0, [sp, #12]
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  44:	stur	x0, [x29, #-16]
  48:	stur	x1, [x29, #-8]
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm12StructLayout13getSizeInBitsEv:

0000000000000000 <_ZNK4llvm12StructLayout13getSizeInBitsEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x9, [x9]
  14:	mul	x0, x8, x9
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type18getIntegerBitWidthEv:

0000000000000000 <_ZNK4llvm4Type18getIntegerBitWidthEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  18:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm10VectorType15getElementCountEv:

0000000000000000 <_ZNK4llvm10VectorType15getElementCountEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  28:	str	x0, [sp, #24]
  2c:	ldr	x8, [sp, #24]
  30:	mov	w10, #0x0                   	// #0
  34:	ldr	x9, [sp, #16]
  38:	cmp	x8, x9
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZNK4llvm10VectorType15getElementCountEv+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZNK4llvm10VectorType15getElementCountEv+0x58>
  54:	b	5c <_ZNK4llvm10VectorType15getElementCountEv+0x5c>
  58:	b	7c <_ZNK4llvm10VectorType15getElementCountEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0x220                 	// #544
  70:	adrp	x3, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x8, [sp, #24]
  80:	ldr	x9, [sp, #8]
  84:	ldrb	w10, [x9, #40]
  88:	sub	x0, x29, #0x8
  8c:	mov	w1, w8
  90:	and	w2, w10, #0x1
  94:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #48]
  a0:	add	sp, sp, #0x40
  a4:	ret

Disassembly of section .text._ZNK4llvm8TypeSize12getFixedSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize12getFixedSizeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	tbnz	w9, #0, 30 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm8TypeSize12getFixedSizeEv+0x3c>
  38:	b	40 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x40>
  3c:	b	60 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x7d                  	// #125
  54:	adrp	x3, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w0, #0x1
  28:	str	w9, [sp, #12]
  2c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  38:	mov	w8, #0x1                   	// #1
  3c:	cmp	w0, #0x2
  40:	str	w8, [sp, #12]
  44:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  50:	mov	w8, #0x1                   	// #1
  54:	cmp	w0, #0x3
  58:	str	w8, [sp, #12]
  5c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  68:	mov	w8, #0x1                   	// #1
  6c:	cmp	w0, #0x4
  70:	str	w8, [sp, #12]
  74:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  80:	mov	w8, #0x1                   	// #1
  84:	cmp	w0, #0x5
  88:	str	w8, [sp, #12]
  8c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  98:	cmp	w0, #0x6
  9c:	cset	w8, eq  // eq = none
  a0:	str	w8, [sp, #12]
  a4:	ldr	w8, [sp, #12]
  a8:	and	w0, w8, #0x1
  ac:	ldp	x29, x30, [sp, #32]
  b0:	add	sp, sp, #0x30
  b4:	ret

Disassembly of section .text._ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm4Type13getScalarTypeEv+0x28>
  24:	b	38 <_ZNK4llvm4Type13getScalarTypeEv+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  30:	stur	x0, [x29, #-8]
  34:	b	40 <_ZNK4llvm4Type13getScalarTypeEv+0x40>
  38:	ldr	x8, [sp, #8]
  3c:	stur	x8, [x29, #-8]
  40:	ldur	x0, [x29, #-8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm11PointerType15getAddressSpaceEv:

0000000000000000 <_ZNK4llvm11PointerType15getAddressSpaceEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11PointerType15getAddressSpaceEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	cmp	w0, #0x10
  24:	b.ne	2c <_ZNK4llvm4Type20getVectorElementTypeEv+0x2c>  // b.any
  28:	b	4c <_ZNK4llvm4Type20getVectorElementTypeEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x179                 	// #377
  40:	adrp	x3, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x0, [x9]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZN4llvmmlEiRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEiRKNS_8TypeSizeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	w0, [sp, #12]
  14:	str	x1, [sp]
  18:	ldrsw	x9, [sp, #12]
  1c:	ldr	x10, [sp]
  20:	ldr	x10, [x10]
  24:	mul	x1, x9, x10
  28:	ldr	x9, [sp]
  2c:	ldrb	w11, [x9, #8]
  30:	mov	x0, x8
  34:	and	w2, w11, #0x1
  38:	bl	0 <_ZN4llvmmlEiRKNS_8TypeSizeE>
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #24]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10StructType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10StructType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10StructType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xd
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11IntegerType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xb
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10VectorType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm12ElementCountC2Ejb:

0000000000000000 <_ZN4llvm12ElementCountC2Ejb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w8, #0x1                   	// #1
  10:	and	w8, w2, w8
  14:	strb	w8, [sp, #3]
  18:	ldr	x9, [sp, #8]
  1c:	ldr	w8, [sp, #4]
  20:	str	w8, [x9]
  24:	ldrb	w8, [sp, #3]
  28:	and	w8, w8, #0x1
  2c:	strb	w8, [x9, #4]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue26getGlobalValueSubClassDataEv:

0000000000000000 <_ZNK4llvm11GlobalValue26getGlobalValueSubClassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w0, w9, #16
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11SectionKind18isMergeableCStringEv:

0000000000000000 <_ZNK4llvm11SectionKind18isMergeableCStringEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldrb	w9, [x8]
  10:	mov	w10, #0x1                   	// #1
  14:	cmp	w9, #0x4
  18:	str	x8, [sp, #16]
  1c:	str	w10, [sp, #12]
  20:	b.eq	50 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x50>  // b.none
  24:	ldr	x8, [sp, #16]
  28:	ldrb	w9, [x8]
  2c:	mov	w10, #0x1                   	// #1
  30:	cmp	w9, #0x5
  34:	str	w10, [sp, #12]
  38:	b.eq	50 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x50>  // b.none
  3c:	ldr	x8, [sp, #16]
  40:	ldrb	w9, [x8]
  44:	cmp	w9, #0x6
  48:	cset	w9, eq  // eq = none
  4c:	str	w9, [sp, #12]
  50:	ldr	w8, [sp, #12]
  54:	and	w0, w8, #0x1
  58:	add	sp, sp, #0x20
  5c:	ret

Disassembly of section .text._ZNK4llvm11SectionKind16isMergeableConstEv:

0000000000000000 <_ZNK4llvm11SectionKind16isMergeableConstEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldrb	w9, [x8]
  10:	mov	w10, #0x1                   	// #1
  14:	cmp	w9, #0x7
  18:	str	x8, [sp, #16]
  1c:	str	w10, [sp, #12]
  20:	b.eq	68 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x68>  // b.none
  24:	ldr	x8, [sp, #16]
  28:	ldrb	w9, [x8]
  2c:	mov	w10, #0x1                   	// #1
  30:	cmp	w9, #0x8
  34:	str	w10, [sp, #12]
  38:	b.eq	68 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x68>  // b.none
  3c:	ldr	x8, [sp, #16]
  40:	ldrb	w9, [x8]
  44:	mov	w10, #0x1                   	// #1
  48:	cmp	w9, #0x9
  4c:	str	w10, [sp, #12]
  50:	b.eq	68 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x68>  // b.none
  54:	ldr	x8, [sp, #16]
  58:	ldrb	w9, [x8]
  5c:	cmp	w9, #0xa
  60:	cset	w9, eq  // eq = none
  64:	str	w9, [sp, #12]
  68:	ldr	w8, [sp, #12]
  6c:	and	w0, w8, #0x1
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	mov	w9, #0x1                   	// #1
  10:	cmp	w8, #0x4
  14:	str	w9, [sp, #8]
  18:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  1c:	ldr	w8, [sp, #12]
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w8, #0x5
  28:	str	w9, [sp, #8]
  2c:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  30:	ldr	w8, [sp, #12]
  34:	mov	w9, #0x1                   	// #1
  38:	cmp	w8, #0x2
  3c:	str	w9, [sp, #8]
  40:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  44:	ldr	w8, [sp, #12]
  48:	mov	w9, #0x1                   	// #1
  4c:	cmp	w8, #0x3
  50:	str	w9, [sp, #8]
  54:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  58:	ldr	w8, [sp, #12]
  5c:	mov	w9, #0x1                   	// #1
  60:	cmp	w8, #0xa
  64:	str	w9, [sp, #8]
  68:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  6c:	ldr	w8, [sp, #12]
  70:	cmp	w8, #0x9
  74:	cset	w8, eq  // eq = none
  78:	str	w8, [sp, #8]
  7c:	ldr	w8, [sp, #8]
  80:	and	w0, w8, #0x1
  84:	add	sp, sp, #0x10
  88:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_:

0000000000000000 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	4c <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE+0x4c>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x1                   	// #1
  44:	mul	x2, x8, x9
  48:	bl	0 <memcpy>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [sp, #16]
  18:	subs	x0, x8, x9
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_:

0000000000000000 <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8Function7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm8Function7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8Function7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x0
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_12GlobalObjectEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_12GlobalObjectEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x3
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

TargetMachine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>:
       0:	sub	sp, sp, #0xa0
       4:	stp	x29, x30, [sp, #144]
       8:	add	x29, sp, #0x90
       c:	ldr	x8, [x29, #16]
      10:	ldr	x9, [x29, #24]
      14:	ldr	x10, [x29, #32]
      18:	adrp	x11, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      1c:	ldr	x11, [x11]
      20:	add	x11, x11, #0x10
      24:	mov	w12, #0x1                   	// #1
      28:	mov	w13, #0x2                   	// #2
      2c:	mov	x14, xzr
      30:	sub	x15, x29, #0x20
      34:	sub	x16, x29, #0x30
      38:	stur	x2, [x29, #-16]
      3c:	stur	x3, [x29, #-8]
      40:	stur	x5, [x29, #-32]
      44:	stur	x6, [x29, #-24]
      48:	stur	x8, [x29, #-48]
      4c:	stur	x9, [x29, #-40]
      50:	stur	x0, [x29, #-56]
      54:	stur	x1, [x29, #-64]
      58:	str	x4, [sp, #72]
      5c:	str	x10, [sp, #64]
      60:	ldur	x8, [x29, #-56]
      64:	str	x11, [x8]
      68:	ldur	x9, [x29, #-64]
      6c:	str	x9, [x8, #8]
      70:	add	x0, x8, #0x10
      74:	ldur	q0, [x29, #-16]
      78:	str	q0, [sp, #48]
      7c:	ldr	x1, [sp, #48]
      80:	ldr	x2, [sp, #56]
      84:	str	w12, [sp, #44]
      88:	str	w13, [sp, #40]
      8c:	str	x14, [sp, #32]
      90:	str	x15, [sp, #24]
      94:	str	x16, [sp, #16]
      98:	str	x8, [sp, #8]
      9c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      a0:	ldr	x8, [sp, #8]
      a4:	add	x0, x8, #0x1c0
      a8:	ldr	x1, [sp, #72]
      ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      b0:	ldr	x8, [sp, #8]
      b4:	add	x8, x8, #0x1f8
      b8:	ldr	x0, [sp, #24]
      bc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      c0:	ldr	x8, [sp, #8]
      c4:	add	x8, x8, #0x218
      c8:	ldr	x0, [sp, #16]
      cc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      d0:	ldr	x8, [sp, #8]
      d4:	str	wzr, [x8, #568]
      d8:	ldr	w12, [sp, #44]
      dc:	str	w12, [x8, #572]
      e0:	ldr	w13, [sp, #40]
      e4:	str	w13, [x8, #576]
      e8:	add	x0, x8, #0x248
      ec:	ldr	x1, [sp, #32]
      f0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      f4:	ldr	x8, [sp, #8]
      f8:	add	x0, x8, #0x250
      fc:	ldr	x1, [sp, #32]
     100:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     104:	ldr	x8, [sp, #8]
     108:	add	x0, x8, #0x258
     10c:	ldr	x1, [sp, #32]
     110:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     114:	ldr	x8, [sp, #8]
     118:	add	x0, x8, #0x260
     11c:	ldr	x1, [sp, #32]
     120:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     124:	ldr	x8, [sp, #8]
     128:	ldrb	w12, [x8, #616]
     12c:	and	w12, w12, #0xfffffffe
     130:	strb	w12, [x8, #616]
     134:	ldrb	w12, [x8, #616]
     138:	and	w12, w12, #0xfffffffd
     13c:	strb	w12, [x8, #616]
     140:	add	x0, x8, #0x270
     144:	ldr	x1, [sp, #64]
     148:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     14c:	ldr	x8, [sp, #8]
     150:	add	x0, x8, #0x308
     154:	ldr	x1, [sp, #64]
     158:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     15c:	ldp	x29, x30, [sp, #144]
     160:	add	sp, sp, #0xa0
     164:	ret

0000000000000168 <_ZN4llvm13TargetMachineD1Ev>:
     168:	sub	sp, sp, #0x20
     16c:	stp	x29, x30, [sp, #16]
     170:	add	x29, sp, #0x10
     174:	adrp	x8, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     178:	ldr	x8, [x8]
     17c:	add	x8, x8, #0x10
     180:	str	x0, [sp, #8]
     184:	ldr	x9, [sp, #8]
     188:	str	x8, [x9]
     18c:	add	x0, x9, #0x308
     190:	str	x9, [sp]
     194:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     198:	ldr	x8, [sp]
     19c:	add	x0, x8, #0x270
     1a0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1a4:	ldr	x8, [sp]
     1a8:	add	x0, x8, #0x260
     1ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1b0:	ldr	x8, [sp]
     1b4:	add	x0, x8, #0x258
     1b8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1bc:	ldr	x8, [sp]
     1c0:	add	x0, x8, #0x250
     1c4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1c8:	ldr	x8, [sp]
     1cc:	add	x0, x8, #0x248
     1d0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1d4:	ldr	x8, [sp]
     1d8:	add	x0, x8, #0x218
     1dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     1e0:	ldr	x8, [sp]
     1e4:	add	x0, x8, #0x1f8
     1e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     1ec:	ldr	x8, [sp]
     1f0:	add	x0, x8, #0x1c0
     1f4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1f8:	ldr	x8, [sp]
     1fc:	add	x0, x8, #0x10
     200:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
     204:	ldp	x29, x30, [sp, #16]
     208:	add	sp, sp, #0x20
     20c:	ret

0000000000000210 <_ZN4llvm13TargetMachineD0Ev>:
     210:	sub	sp, sp, #0x20
     214:	stp	x29, x30, [sp, #16]
     218:	add	x29, sp, #0x10
     21c:	adrp	x8, 168 <_ZN4llvm13TargetMachineD1Ev>
     220:	ldr	x8, [x8]
     224:	str	x0, [sp, #8]
     228:	ldr	x9, [sp, #8]
     22c:	mov	x0, x9
     230:	str	x9, [sp]
     234:	blr	x8
     238:	ldr	x0, [sp]
     23c:	bl	0 <_ZdlPv>
     240:	ldp	x29, x30, [sp, #16]
     244:	add	sp, sp, #0x20
     248:	ret

000000000000024c <_ZNK4llvm13TargetMachine21isPositionIndependentEv>:
     24c:	sub	sp, sp, #0x20
     250:	stp	x29, x30, [sp, #16]
     254:	add	x29, sp, #0x10
     258:	str	x0, [sp, #8]
     25c:	ldr	x0, [sp, #8]
     260:	bl	27c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     264:	cmp	w0, #0x1
     268:	cset	w8, eq  // eq = none
     26c:	and	w0, w8, #0x1
     270:	ldp	x29, x30, [sp, #16]
     274:	add	sp, sp, #0x20
     278:	ret

000000000000027c <_ZNK4llvm13TargetMachine18getRelocationModelEv>:
     27c:	sub	sp, sp, #0x10
     280:	str	x0, [sp, #8]
     284:	ldr	x8, [sp, #8]
     288:	ldr	w0, [x8, #568]
     28c:	add	sp, sp, #0x10
     290:	ret

0000000000000294 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE>:
     294:	sub	sp, sp, #0x1a0
     298:	stp	x29, x30, [sp, #384]
     29c:	str	x28, [sp, #400]
     2a0:	add	x29, sp, #0x180
     2a4:	adrp	x8, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2a8:	add	x8, x8, #0x0
     2ac:	stur	x0, [x29, #-8]
     2b0:	stur	x1, [x29, #-16]
     2b4:	ldur	x9, [x29, #-8]
     2b8:	str	x8, [sp, #72]
     2bc:	str	x9, [sp, #64]
     2c0:	ldur	x0, [x29, #-16]
     2c4:	sub	x8, x29, #0x20
     2c8:	str	x0, [sp, #56]
     2cc:	mov	x0, x8
     2d0:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2d4:	add	x1, x1, #0x0
     2d8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2dc:	ldur	x1, [x29, #-32]
     2e0:	ldur	x2, [x29, #-24]
     2e4:	ldr	x0, [sp, #56]
     2e8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2ec:	tbnz	w0, #0, 2f4 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x60>
     2f0:	b	380 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0xec>
     2f4:	ldur	x0, [x29, #-16]
     2f8:	sub	x8, x29, #0x48
     2fc:	str	x0, [sp, #48]
     300:	mov	x0, x8
     304:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     308:	add	x1, x1, #0x0
     30c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     310:	ldur	x1, [x29, #-72]
     314:	ldur	x2, [x29, #-64]
     318:	ldr	x0, [sp, #48]
     31c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     320:	sub	x8, x29, #0x38
     324:	stur	x0, [x29, #-56]
     328:	mov	x0, x8
     32c:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     330:	stur	x0, [x29, #-48]
     334:	stur	x1, [x29, #-40]
     338:	sub	x0, x29, #0x58
     33c:	ldr	x1, [sp, #72]
     340:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     344:	ldur	x0, [x29, #-48]
     348:	ldur	x1, [x29, #-40]
     34c:	ldur	x2, [x29, #-88]
     350:	ldur	x3, [x29, #-80]
     354:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     358:	mov	w9, #0x1                   	// #1
     35c:	and	w10, w0, #0x1
     360:	ldr	x8, [sp, #64]
     364:	ldrh	w11, [x8, #776]
     368:	and	w10, w10, #0x1
     36c:	lsl	w9, w10, w9
     370:	and	w10, w11, #0xfffffffd
     374:	orr	w9, w10, w9
     378:	strh	w9, [x8, #776]
     37c:	b	3b0 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x11c>
     380:	ldr	x8, [sp, #64]
     384:	ldrh	w9, [x8, #624]
     388:	mov	w10, #0x1                   	// #1
     38c:	lsr	w9, w9, w10
     390:	and	w9, w9, w10
     394:	and	w9, w9, #0xffff
     398:	ldrh	w11, [x8, #776]
     39c:	and	w9, w9, w10
     3a0:	lsl	w9, w9, w10
     3a4:	and	w10, w11, #0xfffffffd
     3a8:	orr	w9, w10, w9
     3ac:	strh	w9, [x8, #776]
     3b0:	ldur	x0, [x29, #-16]
     3b4:	sub	x8, x29, #0x68
     3b8:	str	x0, [sp, #40]
     3bc:	mov	x0, x8
     3c0:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3c4:	add	x1, x1, #0x0
     3c8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3cc:	ldur	x1, [x29, #-104]
     3d0:	ldur	x2, [x29, #-96]
     3d4:	ldr	x0, [sp, #40]
     3d8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3dc:	tbnz	w0, #0, 3e4 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x150>
     3e0:	b	46c <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x1d8>
     3e4:	ldur	x0, [x29, #-16]
     3e8:	sub	x8, x29, #0x90
     3ec:	str	x0, [sp, #32]
     3f0:	mov	x0, x8
     3f4:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3f8:	add	x1, x1, #0x0
     3fc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     400:	ldur	x1, [x29, #-144]
     404:	ldur	x2, [x29, #-136]
     408:	ldr	x0, [sp, #32]
     40c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     410:	sub	x8, x29, #0x80
     414:	stur	x0, [x29, #-128]
     418:	mov	x0, x8
     41c:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     420:	stur	x0, [x29, #-120]
     424:	stur	x1, [x29, #-112]
     428:	sub	x0, x29, #0xa0
     42c:	ldr	x1, [sp, #72]
     430:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     434:	ldur	x0, [x29, #-120]
     438:	ldur	x1, [x29, #-112]
     43c:	ldur	x2, [x29, #-160]
     440:	ldur	x3, [x29, #-152]
     444:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     448:	and	w9, w0, #0x1
     44c:	ldr	x8, [sp, #64]
     450:	ldrh	w10, [x8, #776]
     454:	and	w9, w9, #0x1
     458:	lsl	w9, w9, #2
     45c:	and	w10, w10, #0xfffffffb
     460:	orr	w9, w10, w9
     464:	strh	w9, [x8, #776]
     468:	b	4a0 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x20c>
     46c:	ldr	x8, [sp, #64]
     470:	ldrh	w9, [x8, #624]
     474:	mov	w10, #0x2                   	// #2
     478:	lsr	w9, w9, w10
     47c:	mov	w11, #0x1                   	// #1
     480:	and	w9, w9, #0x1
     484:	and	w9, w9, #0xffff
     488:	ldrh	w12, [x8, #776]
     48c:	and	w9, w9, w11
     490:	lsl	w9, w9, w10
     494:	and	w10, w12, #0xfffffffb
     498:	orr	w9, w10, w9
     49c:	strh	w9, [x8, #776]
     4a0:	ldur	x0, [x29, #-16]
     4a4:	sub	x8, x29, #0xb0
     4a8:	str	x0, [sp, #24]
     4ac:	mov	x0, x8
     4b0:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4b4:	add	x1, x1, #0x0
     4b8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4bc:	ldur	x1, [x29, #-176]
     4c0:	ldur	x2, [x29, #-168]
     4c4:	ldr	x0, [sp, #24]
     4c8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4cc:	tbnz	w0, #0, 4d4 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x240>
     4d0:	b	55c <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x2c8>
     4d4:	ldur	x0, [x29, #-16]
     4d8:	add	x8, sp, #0xa8
     4dc:	str	x0, [sp, #16]
     4e0:	mov	x0, x8
     4e4:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4e8:	add	x1, x1, #0x0
     4ec:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4f0:	ldr	x1, [sp, #168]
     4f4:	ldr	x2, [sp, #176]
     4f8:	ldr	x0, [sp, #16]
     4fc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     500:	add	x8, sp, #0xb8
     504:	str	x0, [sp, #184]
     508:	mov	x0, x8
     50c:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     510:	str	x0, [sp, #192]
     514:	str	x1, [sp, #200]
     518:	add	x0, sp, #0x98
     51c:	ldr	x1, [sp, #72]
     520:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     524:	ldr	x0, [sp, #192]
     528:	ldr	x1, [sp, #200]
     52c:	ldr	x2, [sp, #152]
     530:	ldr	x3, [sp, #160]
     534:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     538:	and	w9, w0, #0x1
     53c:	ldr	x8, [sp, #64]
     540:	ldrh	w10, [x8, #776]
     544:	and	w9, w9, #0x1
     548:	lsl	w9, w9, #3
     54c:	and	w10, w10, #0xfffffff7
     550:	orr	w9, w10, w9
     554:	strh	w9, [x8, #776]
     558:	b	590 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x2fc>
     55c:	ldr	x8, [sp, #64]
     560:	ldrh	w9, [x8, #624]
     564:	mov	w10, #0x3                   	// #3
     568:	lsr	w9, w9, w10
     56c:	mov	w11, #0x1                   	// #1
     570:	and	w9, w9, #0x1
     574:	and	w9, w9, #0xffff
     578:	ldrh	w12, [x8, #776]
     57c:	and	w9, w9, w11
     580:	lsl	w9, w9, w10
     584:	and	w10, w12, #0xfffffff7
     588:	orr	w9, w10, w9
     58c:	strh	w9, [x8, #776]
     590:	ldur	x0, [x29, #-16]
     594:	add	x8, sp, #0x88
     598:	str	x0, [sp, #8]
     59c:	mov	x0, x8
     5a0:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5a4:	add	x1, x1, #0x0
     5a8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5ac:	ldr	x1, [sp, #136]
     5b0:	ldr	x2, [sp, #144]
     5b4:	ldr	x0, [sp, #8]
     5b8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5bc:	tbnz	w0, #0, 5c4 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x330>
     5c0:	b	64c <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x3b8>
     5c4:	ldur	x0, [x29, #-16]
     5c8:	add	x8, sp, #0x60
     5cc:	str	x0, [sp]
     5d0:	mov	x0, x8
     5d4:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5d8:	add	x1, x1, #0x0
     5dc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5e0:	ldr	x1, [sp, #96]
     5e4:	ldr	x2, [sp, #104]
     5e8:	ldr	x0, [sp]
     5ec:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5f0:	add	x8, sp, #0x70
     5f4:	str	x0, [sp, #112]
     5f8:	mov	x0, x8
     5fc:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     600:	str	x0, [sp, #120]
     604:	str	x1, [sp, #128]
     608:	add	x0, sp, #0x50
     60c:	ldr	x1, [sp, #72]
     610:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     614:	ldr	x0, [sp, #120]
     618:	ldr	x1, [sp, #128]
     61c:	ldr	x2, [sp, #80]
     620:	ldr	x3, [sp, #88]
     624:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     628:	and	w9, w0, #0x1
     62c:	ldr	x8, [sp, #64]
     630:	ldrh	w10, [x8, #776]
     634:	and	w9, w9, #0x1
     638:	lsl	w9, w9, #5
     63c:	and	w10, w10, #0xffffffdf
     640:	orr	w9, w10, w9
     644:	strh	w9, [x8, #776]
     648:	b	680 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x3ec>
     64c:	ldr	x8, [sp, #64]
     650:	ldrh	w9, [x8, #624]
     654:	mov	w10, #0x5                   	// #5
     658:	lsr	w9, w9, w10
     65c:	mov	w11, #0x1                   	// #1
     660:	and	w9, w9, #0x1
     664:	and	w9, w9, #0xffff
     668:	ldrh	w12, [x8, #776]
     66c:	and	w9, w9, w11
     670:	lsl	w9, w9, w10
     674:	and	w10, w12, #0xffffffdf
     678:	orr	w9, w10, w9
     67c:	strh	w9, [x8, #776]
     680:	ldr	x28, [sp, #400]
     684:	ldp	x29, x30, [sp, #384]
     688:	add	sp, sp, #0x1a0
     68c:	ret

0000000000000690 <_ZNK4llvm13TargetMachine12getCodeModelEv>:
     690:	sub	sp, sp, #0x10
     694:	str	x0, [sp, #8]
     698:	ldr	x8, [sp, #8]
     69c:	ldr	w0, [x8, #572]
     6a0:	add	sp, sp, #0x10
     6a4:	ret

00000000000006a8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE>:
     6a8:	sub	sp, sp, #0x70
     6ac:	stp	x29, x30, [sp, #96]
     6b0:	add	x29, sp, #0x60
     6b4:	stur	x0, [x29, #-16]
     6b8:	stur	x1, [x29, #-24]
     6bc:	stur	x2, [x29, #-32]
     6c0:	ldur	x8, [x29, #-16]
     6c4:	ldur	x9, [x29, #-32]
     6c8:	str	x8, [sp, #16]
     6cc:	cbz	x9, 6f0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x48>
     6d0:	ldur	x0, [x29, #-32]
     6d4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     6d8:	tbnz	w0, #0, 6e0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x38>
     6dc:	b	6f0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x48>
     6e0:	mov	w8, #0x1                   	// #1
     6e4:	and	w8, w8, #0x1
     6e8:	sturb	w8, [x29, #-1]
     6ec:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     6f0:	ldur	x0, [x29, #-24]
     6f4:	bl	0 <_ZNK4llvm6Module14getRtLibUseGOTEv>
     6f8:	tbnz	w0, #0, 700 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x58>
     6fc:	b	718 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x70>
     700:	ldur	x8, [x29, #-32]
     704:	cbnz	x8, 718 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x70>
     708:	mov	w8, wzr
     70c:	and	w8, w8, #0x1
     710:	sturb	w8, [x29, #-1]
     714:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     718:	ldr	x0, [sp, #16]
     71c:	bl	27c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     720:	stur	w0, [x29, #-36]
     724:	ldr	x0, [sp, #16]
     728:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     72c:	str	x0, [sp, #48]
     730:	ldur	x8, [x29, #-32]
     734:	cbz	x8, 758 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xb0>
     738:	ldur	x0, [x29, #-32]
     73c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     740:	tbnz	w0, #0, 748 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xa0>
     744:	b	758 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xb0>
     748:	mov	w8, wzr
     74c:	and	w8, w8, #0x1
     750:	sturb	w8, [x29, #-1]
     754:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     758:	ldr	x0, [sp, #48]
     75c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     760:	tbnz	w0, #0, 768 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xc0>
     764:	b	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x108>
     768:	ldr	x0, [sp, #48]
     76c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     770:	tbnz	w0, #0, 778 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xd0>
     774:	b	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x108>
     778:	ldur	x8, [x29, #-32]
     77c:	cbz	x8, 7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x108>
     780:	ldur	x0, [x29, #-32]
     784:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     788:	tbnz	w0, #0, 790 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xe8>
     78c:	b	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x108>
     790:	sub	x0, x29, #0x20
     794:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     798:	tbnz	w0, #0, 7a0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xf8>
     79c:	b	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x108>
     7a0:	mov	w8, wzr
     7a4:	and	w8, w8, #0x1
     7a8:	sturb	w8, [x29, #-1]
     7ac:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     7b0:	ldr	x0, [sp, #48]
     7b4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7b8:	tbnz	w0, #0, 7c0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x118>
     7bc:	b	7e8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x140>
     7c0:	ldur	x8, [x29, #-32]
     7c4:	cbz	x8, 7e8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x140>
     7c8:	ldur	x0, [x29, #-32]
     7cc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7d0:	tbnz	w0, #0, 7d8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x130>
     7d4:	b	7e8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x140>
     7d8:	mov	w8, wzr
     7dc:	and	w8, w8, #0x1
     7e0:	sturb	w8, [x29, #-1]
     7e4:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     7e8:	ldr	x0, [sp, #48]
     7ec:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7f0:	tbnz	w0, #0, 804 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x15c>
     7f4:	ldr	x0, [sp, #48]
     7f8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7fc:	tbnz	w0, #0, 804 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x15c>
     800:	b	814 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x16c>
     804:	mov	w8, #0x1                   	// #1
     808:	and	w8, w8, #0x1
     80c:	sturb	w8, [x29, #-1]
     810:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     814:	ldur	x8, [x29, #-32]
     818:	cbz	x8, 84c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1a4>
     81c:	ldr	x0, [sp, #16]
     820:	bl	24c <_ZNK4llvm13TargetMachine21isPositionIndependentEv>
     824:	tbnz	w0, #0, 82c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x184>
     828:	b	84c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1a4>
     82c:	ldur	x0, [x29, #-32]
     830:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     834:	tbnz	w0, #0, 83c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x194>
     838:	b	84c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1a4>
     83c:	mov	w8, wzr
     840:	and	w8, w8, #0x1
     844:	sturb	w8, [x29, #-1]
     848:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     84c:	ldur	x8, [x29, #-32]
     850:	cbz	x8, 870 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1c8>
     854:	ldur	x0, [x29, #-32]
     858:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     85c:	tbnz	w0, #0, 870 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1c8>
     860:	mov	w8, #0x1                   	// #1
     864:	and	w8, w8, #0x1
     868:	sturb	w8, [x29, #-1]
     86c:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     870:	ldr	x0, [sp, #48]
     874:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     878:	tbnz	w0, #0, 880 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1d8>
     87c:	b	8c4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x21c>
     880:	ldur	w8, [x29, #-36]
     884:	cbnz	w8, 898 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1f0>
     888:	mov	w8, #0x1                   	// #1
     88c:	and	w8, w8, #0x1
     890:	sturb	w8, [x29, #-1]
     894:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     898:	ldur	x8, [x29, #-32]
     89c:	mov	w9, #0x0                   	// #0
     8a0:	str	w9, [sp, #12]
     8a4:	cbz	x8, 8b4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x20c>
     8a8:	ldur	x0, [x29, #-32]
     8ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8b0:	str	w0, [sp, #12]
     8b4:	ldr	w8, [sp, #12]
     8b8:	and	w8, w8, #0x1
     8bc:	sturb	w8, [x29, #-1]
     8c0:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     8c4:	ldr	x0, [sp, #48]
     8c8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8cc:	tbnz	w0, #0, 8d4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x22c>
     8d0:	b	8e4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x23c>
     8d4:	mov	w8, wzr
     8d8:	and	w8, w8, #0x1
     8dc:	sturb	w8, [x29, #-1]
     8e0:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     8e4:	ldr	x0, [sp, #48]
     8e8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8ec:	mov	w8, #0x1                   	// #1
     8f0:	str	w8, [sp, #8]
     8f4:	tbnz	w0, #0, 904 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x25c>
     8f8:	ldr	x0, [sp, #48]
     8fc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     900:	str	w0, [sp, #8]
     904:	ldr	w8, [sp, #8]
     908:	tbnz	w8, #0, 910 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x268>
     90c:	b	914 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x26c>
     910:	b	934 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x28c>
     914:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     918:	add	x0, x0, #0x0
     91c:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     920:	add	x1, x1, #0x0
     924:	mov	w2, #0xab                  	// #171
     928:	adrp	x3, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     92c:	add	x3, x3, #0x0
     930:	bl	0 <__assert_fail>
     934:	ldur	w8, [x29, #-36]
     938:	cmp	w8, #0x2
     93c:	b.eq	944 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x29c>  // b.none
     940:	b	964 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2bc>
     944:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     948:	add	x0, x0, #0x0
     94c:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     950:	add	x1, x1, #0x0
     954:	mov	w2, #0xac                  	// #172
     958:	adrp	x3, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     95c:	add	x3, x3, #0x0
     960:	bl	0 <__assert_fail>
     964:	ldur	w8, [x29, #-36]
     968:	mov	w9, #0x1                   	// #1
     96c:	str	w9, [sp, #4]
     970:	cbz	w8, 988 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2e0>
     974:	ldur	x0, [x29, #-24]
     978:	bl	0 <_ZNK4llvm6Module11getPIELevelEv>
     97c:	cmp	w0, #0x0
     980:	cset	w8, ne  // ne = any
     984:	str	w8, [sp, #4]
     988:	ldr	w8, [sp, #4]
     98c:	and	w8, w8, #0x1
     990:	strb	w8, [sp, #47]
     994:	ldrb	w8, [sp, #47]
     998:	tbnz	w8, #0, 9a0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2f8>
     99c:	b	a60 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3b8>
     9a0:	ldur	x8, [x29, #-32]
     9a4:	cbz	x8, 9c4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x31c>
     9a8:	ldur	x0, [x29, #-32]
     9ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     9b0:	tbnz	w0, #0, 9c4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x31c>
     9b4:	mov	w8, #0x1                   	// #1
     9b8:	and	w8, w8, #0x1
     9bc:	sturb	w8, [x29, #-1]
     9c0:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     9c4:	ldur	x0, [x29, #-32]
     9c8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     9cc:	str	x0, [sp, #32]
     9d0:	ldr	x8, [sp, #32]
     9d4:	cbz	x8, 9fc <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x354>
     9d8:	ldr	x0, [sp, #32]
     9dc:	mov	w1, #0x22                  	// #34
     9e0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     9e4:	tbnz	w0, #0, 9ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x344>
     9e8:	b	9fc <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x354>
     9ec:	mov	w8, wzr
     9f0:	and	w8, w8, #0x1
     9f4:	sturb	w8, [x29, #-1]
     9f8:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     9fc:	ldr	x0, [sp, #48]
     a00:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a04:	str	w0, [sp, #28]
     a08:	ldr	w8, [sp, #28]
     a0c:	cmp	w8, #0x10
     a10:	b.eq	a24 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x37c>  // b.none
     a14:	ldr	x0, [sp, #48]
     a18:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a1c:	tbnz	w0, #0, a24 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x37c>
     a20:	b	a34 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x38c>
     a24:	mov	w8, wzr
     a28:	and	w8, w8, #0x1
     a2c:	sturb	w8, [x29, #-1]
     a30:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     a34:	ldur	x8, [x29, #-32]
     a38:	cbz	x8, a48 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3a0>
     a3c:	ldur	x0, [x29, #-32]
     a40:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a44:	tbnz	w0, #0, a60 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3b8>
     a48:	ldur	w8, [x29, #-36]
     a4c:	cbnz	w8, a60 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3b8>
     a50:	mov	w8, #0x1                   	// #1
     a54:	and	w8, w8, #0x1
     a58:	sturb	w8, [x29, #-1]
     a5c:	b	a6c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c4>
     a60:	mov	w8, wzr
     a64:	and	w8, w8, #0x1
     a68:	sturb	w8, [x29, #-1]
     a6c:	ldurb	w8, [x29, #-1]
     a70:	and	w0, w8, #0x1
     a74:	ldp	x29, x30, [sp, #96]
     a78:	add	sp, sp, #0x70
     a7c:	ret

0000000000000a80 <_ZNK4llvm13TargetMachine14useEmulatedTLSEv>:
     a80:	sub	sp, sp, #0x30
     a84:	stp	x29, x30, [sp, #32]
     a88:	add	x29, sp, #0x20
     a8c:	str	x0, [sp, #16]
     a90:	ldr	x8, [sp, #16]
     a94:	ldr	w9, [x8, #800]
     a98:	lsr	w9, w9, #15
     a9c:	and	w9, w9, #0x1
     aa0:	str	x8, [sp, #8]
     aa4:	cbz	w9, ac8 <_ZNK4llvm13TargetMachine14useEmulatedTLSEv+0x48>
     aa8:	ldr	x8, [sp, #8]
     aac:	ldr	w9, [x8, #800]
     ab0:	lsr	w9, w9, #14
     ab4:	tst	w9, #0x1
     ab8:	cset	w9, ne  // ne = any
     abc:	and	w9, w9, #0x1
     ac0:	sturb	w9, [x29, #-1]
     ac4:	b	adc <_ZNK4llvm13TargetMachine14useEmulatedTLSEv+0x5c>
     ac8:	ldr	x0, [sp, #8]
     acc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     ad0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     ad4:	and	w8, w0, #0x1
     ad8:	sturb	w8, [x29, #-1]
     adc:	ldurb	w8, [x29, #-1]
     ae0:	and	w0, w8, #0x1
     ae4:	ldp	x29, x30, [sp, #32]
     ae8:	add	sp, sp, #0x30
     aec:	ret

0000000000000af0 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE>:
     af0:	sub	sp, sp, #0x60
     af4:	stp	x29, x30, [sp, #80]
     af8:	add	x29, sp, #0x50
     afc:	mov	w8, #0x1                   	// #1
     b00:	stur	x0, [x29, #-16]
     b04:	stur	x1, [x29, #-24]
     b08:	ldur	x9, [x29, #-16]
     b0c:	ldur	x0, [x29, #-24]
     b10:	str	w8, [sp, #32]
     b14:	str	x9, [sp, #24]
     b18:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     b1c:	bl	0 <_ZNK4llvm6Module11getPIELevelEv>
     b20:	cmp	w0, #0x0
     b24:	cset	w8, ne  // ne = any
     b28:	ldr	w10, [sp, #32]
     b2c:	and	w8, w8, w10
     b30:	sturb	w8, [x29, #-25]
     b34:	ldr	x0, [sp, #24]
     b38:	bl	27c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     b3c:	stur	w0, [x29, #-32]
     b40:	ldur	w8, [x29, #-32]
     b44:	mov	w10, #0x0                   	// #0
     b48:	cmp	w8, #0x1
     b4c:	str	w10, [sp, #20]
     b50:	b.ne	b60 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x70>  // b.any
     b54:	ldurb	w8, [x29, #-25]
     b58:	eor	w8, w8, #0x1
     b5c:	str	w8, [sp, #20]
     b60:	ldr	w8, [sp, #20]
     b64:	mov	w9, #0x1                   	// #1
     b68:	and	w8, w8, w9
     b6c:	sturb	w8, [x29, #-33]
     b70:	ldur	x0, [x29, #-24]
     b74:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     b78:	ldur	x2, [x29, #-24]
     b7c:	ldr	x10, [sp, #24]
     b80:	str	x0, [sp, #8]
     b84:	mov	x0, x10
     b88:	ldr	x1, [sp, #8]
     b8c:	bl	6a8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE>
     b90:	and	w8, w0, #0x1
     b94:	sturb	w8, [x29, #-34]
     b98:	ldurb	w8, [x29, #-33]
     b9c:	tbnz	w8, #0, ba4 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xb4>
     ba0:	b	bc4 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xd4>
     ba4:	ldurb	w8, [x29, #-34]
     ba8:	tbnz	w8, #0, bb0 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xc0>
     bac:	b	bbc <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xcc>
     bb0:	mov	w8, #0x1                   	// #1
     bb4:	str	w8, [sp, #40]
     bb8:	b	bc0 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xd0>
     bbc:	str	wzr, [sp, #40]
     bc0:	b	be4 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xf4>
     bc4:	ldurb	w8, [x29, #-34]
     bc8:	tbnz	w8, #0, bd0 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xe0>
     bcc:	b	bdc <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xec>
     bd0:	mov	w8, #0x3                   	// #3
     bd4:	str	w8, [sp, #40]
     bd8:	b	be4 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xf4>
     bdc:	mov	w8, #0x2                   	// #2
     be0:	str	w8, [sp, #40]
     be4:	ldur	x0, [x29, #-24]
     be8:	bl	c24 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE>
     bec:	str	w0, [sp, #36]
     bf0:	ldr	w8, [sp, #36]
     bf4:	ldr	w9, [sp, #40]
     bf8:	cmp	w8, w9
     bfc:	b.le	c0c <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x11c>
     c00:	ldr	w8, [sp, #36]
     c04:	stur	w8, [x29, #-4]
     c08:	b	c14 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x124>
     c0c:	ldr	w8, [sp, #40]
     c10:	stur	w8, [x29, #-4]
     c14:	ldur	w0, [x29, #-4]
     c18:	ldp	x29, x30, [sp, #80]
     c1c:	add	sp, sp, #0x60
     c20:	ret

0000000000000c24 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE>:
     c24:	sub	sp, sp, #0x30
     c28:	stp	x29, x30, [sp, #32]
     c2c:	add	x29, sp, #0x20
     c30:	str	x0, [sp, #16]
     c34:	ldr	x0, [sp, #16]
     c38:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     c3c:	subs	w8, w0, #0x0
     c40:	mov	w9, w8
     c44:	ubfx	x9, x9, #0, #32
     c48:	cmp	x9, #0x4
     c4c:	str	x9, [sp, #8]
     c50:	b.hi	cb0 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x8c>  // b.pmore
     c54:	adrp	x8, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     c58:	add	x8, x8, #0x0
     c5c:	ldr	x11, [sp, #8]
     c60:	ldrsw	x10, [x8, x11, lsl #2]
     c64:	add	x9, x8, x10
     c68:	br	x9
     c6c:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     c70:	add	x0, x0, #0x0
     c74:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     c78:	add	x1, x1, #0x0
     c7c:	mov	w2, #0x50                  	// #80
     c80:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     c84:	stur	wzr, [x29, #-4]
     c88:	b	cc8 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa4>
     c8c:	mov	w8, #0x1                   	// #1
     c90:	stur	w8, [x29, #-4]
     c94:	b	cc8 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa4>
     c98:	mov	w8, #0x2                   	// #2
     c9c:	stur	w8, [x29, #-4]
     ca0:	b	cc8 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa4>
     ca4:	mov	w8, #0x3                   	// #3
     ca8:	stur	w8, [x29, #-4]
     cac:	b	cc8 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa4>
     cb0:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     cb4:	add	x0, x0, #0x0
     cb8:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     cbc:	add	x1, x1, #0x0
     cc0:	mov	w2, #0x5b                  	// #91
     cc4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     cc8:	ldur	w0, [x29, #-4]
     ccc:	ldp	x29, x30, [sp, #32]
     cd0:	add	sp, sp, #0x30
     cd4:	ret

0000000000000cd8 <_ZNK4llvm13TargetMachine11getOptLevelEv>:
     cd8:	sub	sp, sp, #0x10
     cdc:	str	x0, [sp, #8]
     ce0:	ldr	x8, [sp, #8]
     ce4:	ldr	w0, [x8, #576]
     ce8:	add	sp, sp, #0x10
     cec:	ret

0000000000000cf0 <_ZN4llvm13TargetMachine11setOptLevelENS_10CodeGenOpt5LevelE>:
     cf0:	sub	sp, sp, #0x10
     cf4:	str	x0, [sp, #8]
     cf8:	str	w1, [sp, #4]
     cfc:	ldr	x8, [sp, #8]
     d00:	ldr	w9, [sp, #4]
     d04:	str	w9, [x8, #576]
     d08:	add	sp, sp, #0x10
     d0c:	ret

0000000000000d10 <_ZN4llvm13TargetMachine22getTargetTransformInfoERKNS_8FunctionE>:
     d10:	sub	sp, sp, #0x40
     d14:	stp	x29, x30, [sp, #48]
     d18:	add	x29, sp, #0x30
     d1c:	stur	x8, [x29, #-8]
     d20:	stur	x0, [x29, #-16]
     d24:	str	x1, [sp, #24]
     d28:	ldr	x0, [sp, #24]
     d2c:	str	x8, [sp, #16]
     d30:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     d34:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     d38:	ldr	x8, [sp, #16]
     d3c:	str	x0, [sp, #8]
     d40:	mov	x0, x8
     d44:	ldr	x1, [sp, #8]
     d48:	bl	0 <_ZN4llvm19TargetTransformInfoC1ERKNS_10DataLayoutE>
     d4c:	ldp	x29, x30, [sp, #48]
     d50:	add	sp, sp, #0x40
     d54:	ret

0000000000000d58 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>:
     d58:	sub	sp, sp, #0x50
     d5c:	stp	x29, x30, [sp, #64]
     d60:	add	x29, sp, #0x40
     d64:	stur	x0, [x29, #-8]
     d68:	stur	x1, [x29, #-16]
     d6c:	stur	x2, [x29, #-24]
     d70:	str	x3, [sp, #32]
     d74:	and	w8, w4, #0x1
     d78:	strb	w8, [sp, #31]
     d7c:	ldur	x9, [x29, #-8]
     d80:	ldrb	w8, [sp, #31]
     d84:	str	x9, [sp, #8]
     d88:	tbnz	w8, #0, d98 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x40>
     d8c:	ldur	x0, [x29, #-24]
     d90:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     d94:	tbnz	w0, #0, db4 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x5c>
     d98:	ldr	x0, [sp, #32]
     d9c:	ldur	x1, [x29, #-16]
     da0:	ldur	x2, [x29, #-24]
     da4:	mov	w8, wzr
     da8:	and	w3, w8, #0x1
     dac:	bl	0 <_ZNK4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueEb>
     db0:	b	dec <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x94>
     db4:	ldr	x8, [sp, #8]
     db8:	ldr	x9, [x8]
     dbc:	ldr	x9, [x9, #24]
     dc0:	mov	x0, x8
     dc4:	blr	x9
     dc8:	str	x0, [sp, #16]
     dcc:	ldr	x8, [sp, #16]
     dd0:	ldur	x1, [x29, #-16]
     dd4:	ldur	x2, [x29, #-24]
     dd8:	ldr	x9, [x8]
     ddc:	ldr	x9, [x9, #56]
     de0:	mov	x0, x8
     de4:	ldr	x3, [sp, #8]
     de8:	blr	x9
     dec:	ldp	x29, x30, [sp, #64]
     df0:	add	sp, sp, #0x50
     df4:	ret

0000000000000df8 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>:
     df8:	sub	sp, sp, #0x120
     dfc:	stp	x29, x30, [sp, #256]
     e00:	str	x28, [sp, #272]
     e04:	add	x29, sp, #0x100
     e08:	add	x8, sp, #0x58
     e0c:	add	x9, sp, #0x40
     e10:	stur	x0, [x29, #-8]
     e14:	stur	x1, [x29, #-16]
     e18:	ldur	x10, [x29, #-8]
     e1c:	ldr	x11, [x10]
     e20:	ldr	x11, [x11, #24]
     e24:	mov	x0, x10
     e28:	str	x8, [sp, #56]
     e2c:	str	x9, [sp, #48]
     e30:	str	x10, [sp, #40]
     e34:	blr	x11
     e38:	stur	x0, [x29, #-24]
     e3c:	ldr	x0, [sp, #56]
     e40:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     e44:	ldur	x2, [x29, #-16]
     e48:	ldur	x0, [x29, #-24]
     e4c:	str	x2, [sp, #32]
     e50:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     e54:	ldr	x8, [sp, #40]
     e58:	str	x0, [sp, #24]
     e5c:	mov	x0, x8
     e60:	ldr	x1, [sp, #56]
     e64:	ldr	x2, [sp, #32]
     e68:	ldr	x3, [sp, #24]
     e6c:	mov	w12, wzr
     e70:	and	w4, w12, #0x1
     e74:	bl	d58 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>
     e78:	ldur	x0, [x29, #-24]
     e7c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     e80:	ldr	x8, [sp, #48]
     e84:	str	x0, [sp, #16]
     e88:	mov	x0, x8
     e8c:	ldr	x1, [sp, #56]
     e90:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     e94:	ldr	x0, [sp, #16]
     e98:	ldr	x1, [sp, #48]
     e9c:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
     ea0:	ldr	x8, [sp, #56]
     ea4:	str	x0, [sp, #8]
     ea8:	mov	x0, x8
     eac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     eb0:	ldr	x0, [sp, #8]
     eb4:	ldr	x28, [sp, #272]
     eb8:	ldp	x29, x30, [sp, #256]
     ebc:	add	sp, sp, #0x120
     ec0:	ret

0000000000000ec4 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>:
     ec4:	sub	sp, sp, #0x60
     ec8:	stp	x29, x30, [sp, #80]
     ecc:	add	x29, sp, #0x50
     ed0:	add	x9, sp, #0x20
     ed4:	stur	x8, [x29, #-8]
     ed8:	stur	x0, [x29, #-16]
     edc:	ldur	x10, [x29, #-16]
     ee0:	str	x10, [sp, #24]
     ee4:	ldr	x1, [sp, #24]
     ee8:	mov	x0, x9
     eec:	str	x8, [sp, #16]
     ef0:	str	x9, [sp, #8]
     ef4:	bl	f18 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC2IZNS0_13TargetMachine19getTargetIRAnalysisEvE3$_0vvEET_>
     ef8:	ldr	x0, [sp, #16]
     efc:	ldr	x1, [sp, #8]
     f00:	bl	0 <_ZN4llvm16TargetIRAnalysisC1ESt8functionIFNS_19TargetTransformInfoERKNS_8FunctionEEE>
     f04:	ldr	x0, [sp, #8]
     f08:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f0c:	ldp	x29, x30, [sp, #80]
     f10:	add	sp, sp, #0x60
     f14:	ret

0000000000000f18 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC2IZNS0_13TargetMachine19getTargetIRAnalysisEvE3$_0vvEET_>:
     f18:	sub	sp, sp, #0x40
     f1c:	stp	x29, x30, [sp, #48]
     f20:	add	x29, sp, #0x30
     f24:	sub	x8, x29, #0x8
     f28:	stur	x1, [x29, #-8]
     f2c:	stur	x0, [x29, #-16]
     f30:	ldur	x9, [x29, #-16]
     f34:	mov	x0, x9
     f38:	str	x8, [sp, #24]
     f3c:	str	x9, [sp, #16]
     f40:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f44:	ldr	x0, [sp, #24]
     f48:	bl	f98 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E21_M_not_empty_functionIS3_EEbRKT_>
     f4c:	tbnz	w0, #0, f54 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC2IZNS0_13TargetMachine19getTargetIRAnalysisEvE3$_0vvEET_+0x3c>
     f50:	b	f8c <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC2IZNS0_13TargetMachine19getTargetIRAnalysisEvE3$_0vvEET_+0x74>
     f54:	sub	x0, x29, #0x8
     f58:	bl	ffc <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EONSt16remove_referenceIT_E4typeEOS5_>
     f5c:	ldr	x8, [sp, #16]
     f60:	str	x0, [sp, #8]
     f64:	mov	x0, x8
     f68:	ldr	x1, [sp, #8]
     f6c:	bl	fb0 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E15_M_init_functorERSt9_Any_dataOS3_>
     f70:	adrp	x8, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f74:	add	x8, x8, #0x0
     f78:	ldr	x9, [sp, #16]
     f7c:	str	x8, [x9, #24]
     f80:	adrp	x8, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f84:	add	x8, x8, #0x0
     f88:	str	x8, [x9, #16]
     f8c:	ldp	x29, x30, [sp, #48]
     f90:	add	sp, sp, #0x40
     f94:	ret

0000000000000f98 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E21_M_not_empty_functionIS3_EEbRKT_>:
     f98:	sub	sp, sp, #0x10
     f9c:	str	x0, [sp, #8]
     fa0:	mov	w8, #0x1                   	// #1
     fa4:	and	w0, w8, #0x1
     fa8:	add	sp, sp, #0x10
     fac:	ret

0000000000000fb0 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E15_M_init_functorERSt9_Any_dataOS3_>:
     fb0:	sub	sp, sp, #0x40
     fb4:	stp	x29, x30, [sp, #48]
     fb8:	add	x29, sp, #0x30
     fbc:	stur	x0, [x29, #-8]
     fc0:	stur	x1, [x29, #-16]
     fc4:	ldur	x0, [x29, #-8]
     fc8:	ldur	x8, [x29, #-16]
     fcc:	str	x0, [sp, #16]
     fd0:	mov	x0, x8
     fd4:	bl	ffc <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EONSt16remove_referenceIT_E4typeEOS5_>
     fd8:	ldurb	w2, [x29, #-17]
     fdc:	ldr	x8, [sp, #16]
     fe0:	str	x0, [sp, #8]
     fe4:	mov	x0, x8
     fe8:	ldr	x1, [sp, #8]
     fec:	bl	110c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>
     ff0:	ldp	x29, x30, [sp, #48]
     ff4:	add	sp, sp, #0x40
     ff8:	ret

0000000000000ffc <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EONSt16remove_referenceIT_E4typeEOS5_>:
     ffc:	sub	sp, sp, #0x10
    1000:	str	x0, [sp, #8]
    1004:	ldr	x0, [sp, #8]
    1008:	add	sp, sp, #0x10
    100c:	ret

0000000000001010 <_ZNSt17_Function_handlerIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEZNS0_13TargetMachine19getTargetIRAnalysisEvE3$_0E9_M_invokeERKSt9_Any_dataS4_>:
    1010:	sub	sp, sp, #0x40
    1014:	stp	x29, x30, [sp, #48]
    1018:	add	x29, sp, #0x30
    101c:	stur	x8, [x29, #-8]
    1020:	stur	x0, [x29, #-16]
    1024:	str	x1, [sp, #24]
    1028:	ldur	x0, [x29, #-16]
    102c:	str	x8, [sp, #16]
    1030:	bl	1154 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E14_M_get_pointerERKSt9_Any_data>
    1034:	ldr	x8, [sp, #24]
    1038:	str	x0, [sp, #8]
    103c:	mov	x0, x8
    1040:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1044:	ldr	x8, [sp, #16]
    1048:	ldr	x1, [sp, #8]
    104c:	str	x0, [sp]
    1050:	mov	x0, x1
    1054:	ldr	x1, [sp]
    1058:	bl	1184 <_ZZN4llvm13TargetMachine19getTargetIRAnalysisEvENK3$_0clERKNS_8FunctionE>
    105c:	ldp	x29, x30, [sp, #48]
    1060:	add	sp, sp, #0x40
    1064:	ret

0000000000001068 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    1068:	sub	sp, sp, #0x40
    106c:	stp	x29, x30, [sp, #48]
    1070:	add	x29, sp, #0x30
    1074:	stur	x0, [x29, #-8]
    1078:	stur	x1, [x29, #-16]
    107c:	stur	w2, [x29, #-20]
    1080:	ldur	w8, [x29, #-20]
    1084:	cmp	w8, #0x1
    1088:	str	w8, [sp, #20]
    108c:	b.eq	10b4 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x4c>  // b.none
    1090:	b	1094 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x2c>
    1094:	ldr	w8, [sp, #20]
    1098:	cmp	w8, #0x2
    109c:	b.eq	10d8 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x70>  // b.none
    10a0:	b	10a4 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x3c>
    10a4:	ldr	w8, [sp, #20]
    10a8:	cmp	w8, #0x3
    10ac:	b.eq	10ec <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x84>  // b.none
    10b0:	b	10f8 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x90>
    10b4:	ldur	x0, [x29, #-16]
    10b8:	bl	1154 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E14_M_get_pointerERKSt9_Any_data>
    10bc:	ldur	x8, [x29, #-8]
    10c0:	str	x0, [sp, #8]
    10c4:	mov	x0, x8
    10c8:	bl	11fc <_ZNSt9_Any_data9_M_accessIPZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERT_v>
    10cc:	ldr	x8, [sp, #8]
    10d0:	str	x8, [x0]
    10d4:	b	10f8 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x90>
    10d8:	ldur	x0, [x29, #-8]
    10dc:	ldur	x1, [x29, #-16]
    10e0:	ldurb	w2, [x29, #-21]
    10e4:	bl	1220 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>
    10e8:	b	10f8 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0x90>
    10ec:	ldur	x0, [x29, #-8]
    10f0:	ldurb	w1, [x29, #-22]
    10f4:	bl	1268 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
    10f8:	mov	w8, wzr
    10fc:	and	w0, w8, #0x1
    1100:	ldp	x29, x30, [sp, #48]
    1104:	add	sp, sp, #0x40
    1108:	ret

000000000000110c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E15_M_init_functorERSt9_Any_dataOS3_St17integral_constantIbLb1EE>:
    110c:	sub	sp, sp, #0x30
    1110:	stp	x29, x30, [sp, #32]
    1114:	add	x29, sp, #0x20
    1118:	sturb	w2, [x29, #-1]
    111c:	str	x0, [sp, #16]
    1120:	str	x1, [sp, #8]
    1124:	ldr	x0, [sp, #16]
    1128:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    112c:	ldr	x8, [sp, #8]
    1130:	str	x0, [sp]
    1134:	mov	x0, x8
    1138:	bl	ffc <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EONSt16remove_referenceIT_E4typeEOS5_>
    113c:	ldr	x8, [x0]
    1140:	ldr	x9, [sp]
    1144:	str	x8, [x9]
    1148:	ldp	x29, x30, [sp, #32]
    114c:	add	sp, sp, #0x30
    1150:	ret

0000000000001154 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E14_M_get_pointerERKSt9_Any_data>:
    1154:	sub	sp, sp, #0x20
    1158:	stp	x29, x30, [sp, #16]
    115c:	add	x29, sp, #0x10
    1160:	str	x0, [sp, #8]
    1164:	ldr	x0, [sp, #8]
    1168:	bl	11c4 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERKT_v>
    116c:	str	x0, [sp]
    1170:	ldr	x0, [sp]
    1174:	bl	11e8 <_ZSt11__addressofIKZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EPT_RS4_>
    1178:	ldp	x29, x30, [sp, #16]
    117c:	add	sp, sp, #0x20
    1180:	ret

0000000000001184 <_ZZN4llvm13TargetMachine19getTargetIRAnalysisEvENK3$_0clERKNS_8FunctionE>:
    1184:	sub	sp, sp, #0x30
    1188:	stp	x29, x30, [sp, #32]
    118c:	add	x29, sp, #0x20
    1190:	stur	x8, [x29, #-8]
    1194:	str	x0, [sp, #16]
    1198:	str	x1, [sp, #8]
    119c:	ldr	x9, [sp, #16]
    11a0:	ldr	x9, [x9]
    11a4:	ldr	x1, [sp, #8]
    11a8:	ldr	x10, [x9]
    11ac:	ldr	x10, [x10, #64]
    11b0:	mov	x0, x9
    11b4:	blr	x10
    11b8:	ldp	x29, x30, [sp, #32]
    11bc:	add	sp, sp, #0x30
    11c0:	ret

00000000000011c4 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERKT_v>:
    11c4:	sub	sp, sp, #0x20
    11c8:	stp	x29, x30, [sp, #16]
    11cc:	add	x29, sp, #0x10
    11d0:	str	x0, [sp, #8]
    11d4:	ldr	x0, [sp, #8]
    11d8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    11dc:	ldp	x29, x30, [sp, #16]
    11e0:	add	sp, sp, #0x20
    11e4:	ret

00000000000011e8 <_ZSt11__addressofIKZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EPT_RS4_>:
    11e8:	sub	sp, sp, #0x10
    11ec:	str	x0, [sp, #8]
    11f0:	ldr	x0, [sp, #8]
    11f4:	add	sp, sp, #0x10
    11f8:	ret

00000000000011fc <_ZNSt9_Any_data9_M_accessIPZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERT_v>:
    11fc:	sub	sp, sp, #0x20
    1200:	stp	x29, x30, [sp, #16]
    1204:	add	x29, sp, #0x10
    1208:	str	x0, [sp, #8]
    120c:	ldr	x0, [sp, #8]
    1210:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1214:	ldp	x29, x30, [sp, #16]
    1218:	add	sp, sp, #0x20
    121c:	ret

0000000000001220 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E8_M_cloneERSt9_Any_dataRKS5_St17integral_constantIbLb1EE>:
    1220:	sub	sp, sp, #0x30
    1224:	stp	x29, x30, [sp, #32]
    1228:	add	x29, sp, #0x20
    122c:	sturb	w2, [x29, #-1]
    1230:	str	x0, [sp, #16]
    1234:	str	x1, [sp, #8]
    1238:	ldr	x0, [sp, #16]
    123c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1240:	ldr	x8, [sp, #8]
    1244:	str	x0, [sp]
    1248:	mov	x0, x8
    124c:	bl	11c4 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERKT_v>
    1250:	ldr	x8, [x0]
    1254:	ldr	x9, [sp]
    1258:	str	x8, [x9]
    125c:	ldp	x29, x30, [sp, #32]
    1260:	add	sp, sp, #0x30
    1264:	ret

0000000000001268 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
    1268:	sub	sp, sp, #0x20
    126c:	stp	x29, x30, [sp, #16]
    1270:	add	x29, sp, #0x10
    1274:	sturb	w1, [x29, #-1]
    1278:	str	x0, [sp]
    127c:	ldr	x0, [sp]
    1280:	bl	1290 <_ZNSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERT_v>
    1284:	ldp	x29, x30, [sp, #16]
    1288:	add	sp, sp, #0x20
    128c:	ret

0000000000001290 <_ZNSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0EERT_v>:
    1290:	sub	sp, sp, #0x20
    1294:	stp	x29, x30, [sp, #16]
    1298:	add	x29, sp, #0x10
    129c:	str	x0, [sp, #8]
    12a0:	ldr	x0, [sp, #8]
    12a4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    12a8:	ldp	x29, x30, [sp, #16]
    12ac:	add	sp, sp, #0x20
    12b0:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, xzr
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	add	x0, x9, #0x8
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x10
  38:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  3c:	ldr	x8, [sp]
  40:	add	x0, x8, #0x20
  44:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  48:	ldr	x8, [sp]
  4c:	add	x0, x8, #0x38
  50:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  54:	ldr	x8, [sp]
  58:	add	x0, x8, #0xc8
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  60:	ldr	x8, [sp]
  64:	add	x0, x8, #0xe8
  68:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [sp]
  74:	str	x8, [x9, #376]
  78:	add	x0, x9, #0x180
  7c:	bl	0 <_ZN4llvm10DataLayoutC2ENS_9StringRefE>
  80:	ldur	q0, [x29, #-16]
  84:	str	q0, [sp, #16]
  88:	ldr	x1, [sp, #16]
  8c:	ldr	x2, [sp, #24]
  90:	ldr	x0, [sp]
  94:	bl	0 <_ZN4llvm10DataLayout5resetENS_9StringRefE>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZN4llvm6TripleC2ERKS0_:

0000000000000000 <_ZN4llvm6TripleC2ERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	q0, [x8, #32]
  30:	ldr	x9, [sp, #8]
  34:	str	q0, [x9, #32]
  38:	ldr	x8, [x8, #48]
  3c:	str	x8, [x9, #48]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEDn>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	str	xzr, [x8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEDn>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEDn>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	str	xzr, [x8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEDn>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEDn>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	str	xzr, [x8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEDn>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEDn>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	str	xzr, [x8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEDn>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2ERKS0_:

0000000000000000 <_ZN4llvm13TargetOptionsC2ERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0x38                  	// #56
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #8]
  28:	bl	0 <memcpy>
  2c:	ldr	x8, [sp, #8]
  30:	add	x0, x8, #0x38
  34:	ldr	x9, [sp, #16]
  38:	add	x1, x9, #0x38
  3c:	bl	0 <_ZN4llvm13TargetOptionsC2ERKS0_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsD2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x38
  18:	bl	0 <_ZN4llvm13TargetOptionsD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	add	x0, x8, #0x70
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
  34:	and	w0, w0, #0x1
  38:	ldp	x29, x30, [sp, #48]
  3c:	add	sp, sp, #0x40
  40:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm8Function14getFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14getFnAttributeENS_9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0xffffffff            	// #-1
  10:	str	x1, [sp, #24]
  14:	str	x2, [sp, #32]
  18:	str	x0, [sp, #16]
  1c:	ldr	x0, [sp, #16]
  20:	ldur	q0, [sp, #24]
  24:	str	q0, [sp]
  28:	ldr	x2, [sp]
  2c:	ldr	x3, [sp, #8]
  30:	mov	w1, w8
  34:	bl	0 <_ZNK4llvm8Function14getFnAttributeENS_9StringRefE>
  38:	stur	x0, [x29, #-8]
  3c:	ldur	x0, [x29, #-8]
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10isDSOLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue10isDSOLocalEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #14
  14:	tst	w9, #0x1
  18:	cset	w9, ne  // ne = any
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv:

0000000000000000 <_ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #8
  14:	and	w9, w9, #0x3
  18:	cmp	w9, #0x1
  1c:	cset	w9, eq  // eq = none
  20:	and	w0, w9, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm6Triple23isWindowsGNUEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv+0x30>
  2c:	b	44 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv+0x44>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>
  38:	cmp	w0, #0x1
  3c:	cset	w8, eq  // eq = none
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm6Triple17isOSBinFormatCOFFEv:

0000000000000000 <_ZNK4llvm6Triple17isOSBinFormatCOFFEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple17isOSBinFormatCOFFEv>
  18:	cmp	w0, #0x1
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue22isDeclarationForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv+0x28>
  24:	b	38 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv+0x38>
  28:	mov	w8, #0x1                   	// #1
  2c:	and	w8, w8, #0x1
  30:	sturb	w8, [x29, #-1]
  34:	b	48 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv+0x48>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
  40:	and	w8, w0, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	ldurb	w8, [x29, #-1]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSWindowsEv:

0000000000000000 <_ZNK4llvm6Triple11isOSWindowsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple11isOSWindowsEv>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue20hasDefaultVisibilityEv:

0000000000000000 <_ZNK4llvm11GlobalValue20hasDefaultVisibilityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #4
  14:	tst	w9, #0x3
  18:	cset	w9, eq  // eq = none
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple18isOSBinFormatMachOEv:

0000000000000000 <_ZNK4llvm6Triple18isOSBinFormatMachOEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple18isOSBinFormatMachOEv>
  18:	cmp	w0, #0x3
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	eor	w8, w8, #0x1
  40:	and	w0, w8, #0x1
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm6Triple18isOSBinFormatXCOFFEv:

0000000000000000 <_ZNK4llvm6Triple18isOSBinFormatXCOFFEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple18isOSBinFormatXCOFFEv>
  18:	cmp	w0, #0x5
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm6Triple16isOSBinFormatELFEv:

0000000000000000 <_ZNK4llvm6Triple16isOSBinFormatELFEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple16isOSBinFormatELFEv>
  18:	cmp	w0, #0x2
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm6Triple17isOSBinFormatWasmEv:

0000000000000000 <_ZNK4llvm6Triple17isOSBinFormatWasmEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple17isOSBinFormatWasmEv>
  18:	cmp	w0, #0x4
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	cbz	x8, 38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x38>
  18:	add	x0, sp, #0x8
  1c:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  20:	tbnz	w0, #0, 28 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x28>
  24:	b	38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	str	x0, [sp]
  34:	b	40 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x70
  1c:	ldr	w1, [sp, #4]
  20:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9Attribute8AttrKindE>
  24:	and	w0, w0, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm6Triple7getArchEv:

0000000000000000 <_ZNK4llvm6Triple7getArchEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple7isPPC64Ev:

0000000000000000 <_ZNK4llvm6Triple7isPPC64Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm6Triple7isPPC64Ev>
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w0, #0x11
  28:	str	w9, [sp, #12]
  2c:	b.eq	44 <_ZNK4llvm6Triple7isPPC64Ev+0x44>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm6Triple7isPPC64Ev>
  38:	cmp	w0, #0x12
  3c:	cset	w8, eq  // eq = none
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue13isThreadLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue13isThreadLocalEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue13isThreadLocalEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm6Triple21hasDefaultEmulatedTLSEv:

0000000000000000 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 4c <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x4c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #12]
  3c:	tbnz	w0, #0, 4c <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x4c>
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  48:	str	w0, [sp, #12]
  4c:	ldr	w8, [sp, #12]
  50:	and	w0, w8, #0x1
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue9getParentEv:

0000000000000000 <_ZNK4llvm11GlobalValue9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue17hasPrivateLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getManglerEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getManglerEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #808]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getContextEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #800]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x6                   	// #6
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x128                 	// #296
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj128EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev:

0000000000000000 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE:

0000000000000000 <_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine18getObjFileLoweringEv:

0000000000000000 <_ZNK4llvm13TargetMachine18getObjFileLoweringEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine25createDefaultFuncInfoYAMLEv:

0000000000000000 <_ZNK4llvm13TargetMachine25createDefaultFuncInfoYAMLEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE:

0000000000000000 <_ZNK4llvm13TargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE:

0000000000000000 <_ZNK4llvm13TargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	str	x4, [sp, #8]
  18:	mov	w8, wzr
  1c:	and	w0, w8, #0x1
  20:	add	sp, sp, #0x30
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16getIntrinsicInfoEv:

0000000000000000 <_ZNK4llvm13TargetMachine16getIntrinsicInfoEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13TargetMachine17adjustPassManagerERNS_18PassManagerBuilderE:

0000000000000000 <_ZN4llvm13TargetMachine17adjustPassManagerERNS_18PassManagerBuilderE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13TargetMachine19addPassesToEmitFileERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_15CodeGenFileTypeEbPNS_28MachineModuleInfoWrapperPassE:

0000000000000000 <_ZN4llvm13TargetMachine19addPassesToEmitFileERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_15CodeGenFileTypeEbPNS_28MachineModuleInfoWrapperPassE>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	str	w4, [sp, #12]
  18:	mov	w8, #0x1                   	// #1
  1c:	and	w9, w5, w8
  20:	strb	w9, [sp, #11]
  24:	str	x6, [sp]
  28:	and	w0, w8, #0x1
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm13TargetMachine17addPassesToEmitMCERNS_6legacy15PassManagerBaseERPNS_9MCContextERNS_17raw_pwrite_streamEb:

0000000000000000 <_ZN4llvm13TargetMachine17addPassesToEmitMCERNS_6legacy15PassManagerBaseERPNS_9MCContextERNS_17raw_pwrite_streamEb>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w9, w4, w8
  1c:	strb	w9, [sp, #15]
  20:	and	w0, w8, #0x1
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine31targetSchedulesPostRASchedulingEv:

0000000000000000 <_ZNK4llvm13TargetMachine31targetSchedulesPostRASchedulingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, wzr
   c:	and	w0, w8, #0x1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10MaybeAlignC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #1]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIhEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIjEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsC2ERKS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsC2ERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x9, [sp, #16]
  2c:	add	x1, x9, #0x8
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  38:	ldr	x8, [sp, #8]
  3c:	add	x0, x8, #0x28
  40:	ldr	x9, [sp, #16]
  44:	add	x1, x9, #0x28
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  4c:	ldr	x8, [sp, #8]
  50:	add	x0, x8, #0x48
  54:	ldr	x9, [sp, #16]
  58:	add	x1, x9, #0x48
  5c:	bl	0 <_ZN4llvm15MCTargetOptionsC2ERKS0_>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #32]
  24:	str	x9, [sp, #24]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  2c:	ldur	x8, [x29, #-16]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  3c:	ldr	x8, [sp, #32]
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #32]
  50:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  5c:	ldur	x0, [x29, #-16]
  60:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  64:	stur	x0, [x29, #-32]
  68:	ldur	x0, [x29, #-16]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  70:	str	x0, [sp, #40]
  74:	ldr	x8, [sp, #24]
  78:	ldr	x2, [x8]
  7c:	mov	x0, x8
  80:	str	x2, [sp, #8]
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  88:	ldur	x8, [x29, #-32]
  8c:	ldr	x1, [sp, #40]
  90:	str	x0, [sp]
  94:	mov	x0, x8
  98:	ldr	x2, [sp, #8]
  9c:	ldr	x3, [sp]
  a0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  a4:	ldr	x8, [sp, #24]
  a8:	str	x0, [x8, #8]
  ac:	ldp	x29, x30, [sp, #80]
  b0:	add	sp, sp, #0x60
  b4:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x20                  	// #32
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_:

0000000000000000 <_ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EmRKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EmRKS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EmRKS6_>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EmRKS6_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x8, [sp]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldr	x9, [x8]
  34:	str	x9, [x8, #8]
  38:	ldr	x9, [x8]
  3c:	ldr	x10, [sp, #16]
  40:	mov	x11, #0x20                  	// #32
  44:	mul	x10, x11, x10
  48:	add	x9, x9, x10
  4c:	str	x9, [x8, #16]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_:

0000000000000000 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x20
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_:

0000000000000000 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS8_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x48
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15MCTargetOptionsD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x28
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm8Function12getAttributeEjNS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function12getAttributeEjNS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x2, [x29, #-24]
  10:	stur	x3, [x29, #-16]
  14:	str	x0, [sp, #32]
  18:	str	w1, [sp, #28]
  1c:	ldr	x8, [sp, #32]
  20:	add	x0, x8, #0x70
  24:	ldr	w1, [sp, #28]
  28:	ldur	q0, [x29, #-24]
  2c:	str	q0, [sp]
  30:	ldr	x2, [sp]
  34:	ldr	x3, [sp, #8]
  38:	bl	0 <_ZNK4llvm13AttributeList12getAttributeEjNS_9StringRefE>
  3c:	stur	x0, [x29, #-8]
  40:	ldur	x0, [x29, #-8]
  44:	ldp	x29, x30, [sp, #64]
  48:	add	sp, sp, #0x50
  4c:	ret

Disassembly of section .text._ZNK4llvm6Triple14getEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple14getEnvironmentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #48]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple15getObjectFormatEv:

0000000000000000 <_ZNK4llvm6Triple15getObjectFormatEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #52]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x1
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10getLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue10getLinkageEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	and	w0, w9, #0xf
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11GlobalValue21isExternalWeakLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue21isExternalWeakLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x9
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15isWeakForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	mov	w9, #0x1                   	// #1
  10:	cmp	w8, #0x4
  14:	str	w9, [sp, #8]
  18:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  1c:	ldr	w8, [sp, #12]
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w8, #0x5
  28:	str	w9, [sp, #8]
  2c:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  30:	ldr	w8, [sp, #12]
  34:	mov	w9, #0x1                   	// #1
  38:	cmp	w8, #0x2
  3c:	str	w9, [sp, #8]
  40:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  44:	ldr	w8, [sp, #12]
  48:	mov	w9, #0x1                   	// #1
  4c:	cmp	w8, #0x3
  50:	str	w9, [sp, #8]
  54:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  58:	ldr	w8, [sp, #12]
  5c:	mov	w9, #0x1                   	// #1
  60:	cmp	w8, #0xa
  64:	str	w9, [sp, #8]
  68:	b.eq	7c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x7c>  // b.none
  6c:	ldr	w8, [sp, #12]
  70:	cmp	w8, #0x9
  74:	cset	w8, eq  // eq = none
  78:	str	w8, [sp, #8]
  7c:	ldr	w8, [sp, #8]
  80:	and	w0, w8, #0x1
  84:	add	sp, sp, #0x10
  88:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18getThreadLocalModeEv:

0000000000000000 <_ZNK4llvm11GlobalValue18getThreadLocalModeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	lsr	w9, w9, #10
  14:	and	w0, w9, #0x7
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm6Triple9isAndroidEv:

0000000000000000 <_ZNK4llvm6Triple9isAndroidEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple9isAndroidEv>
  18:	cmp	w0, #0xa
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSOpenBSDEv:

0000000000000000 <_ZNK4llvm6Triple11isOSOpenBSDEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple11isOSOpenBSDEv>
  18:	cmp	w0, #0xd
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv+0x30>
  2c:	b	44 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv+0x44>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>
  38:	cmp	w0, #0x10
  3c:	cset	w8, eq  // eq = none
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	cmp	w8, #0x8
  10:	cset	w8, eq  // eq = none
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x80                  	// #128
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #16]
  18:	str	x8, [sp]
  1c:	cbz	x9, 38 <_ZNSt14_Function_baseD2Ev+0x38>
  20:	ldr	x8, [sp]
  24:	ldr	x9, [x8, #16]
  28:	mov	x0, x8
  2c:	mov	x1, x8
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x9
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14MCRegisterInfoD2Ev:

0000000000000000 <_ZN4llvm14MCRegisterInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0xc0
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14MCRegisterInfoD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0xa0
  28:	bl	0 <_ZN4llvm14MCRegisterInfoD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	mov	x2, #0x4                   	// #4
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x28>
  24:	b	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xa8>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  2c:	stur	w0, [x29, #-12]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  34:	stur	w0, [x29, #-16]
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x8, [sp, #24]
  54:	ldr	x9, [sp, #16]
  58:	cmp	x8, x9
  5c:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xa8>  // b.none
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  68:	sub	x1, x29, #0xc
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  70:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x90>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  7c:	sub	x1, x29, #0x10
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  84:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x90>
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  98:	ldr	x8, [sp, #24]
  9c:	add	x8, x8, #0x8
  a0:	str	x8, [sp, #24]
  a4:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x50>
  a8:	ldp	x29, x30, [sp, #48]
  ac:	add	sp, sp, #0x40
  b0:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x0, x29, #0x4
  10:	str	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  18:	ldr	x8, [sp, #16]
  1c:	str	w0, [sp, #12]
  20:	mov	x0, x8
  24:	ldr	w1, [sp, #12]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  2c:	ldur	w9, [x29, #-4]
  30:	mov	w0, w9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x0, x29, #0x4
  10:	str	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  18:	ldr	x8, [sp, #16]
  1c:	str	w0, [sp, #12]
  20:	mov	x0, x8
  24:	ldr	w1, [sp, #12]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  2c:	ldur	w9, [x29, #-4]
  30:	mov	w0, w9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x8                   	// #8
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x14
  10:	add	x9, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #16]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  2c:	stur	w0, [x29, #-20]
  30:	ldur	x0, [x29, #-16]
  34:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  38:	str	w0, [sp, #24]
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  48:	and	w0, w0, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm10MCRegisterC2Ej:

0000000000000000 <_ZN4llvm10MCRegisterC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm10MCRegister2idEv:

0000000000000000 <_ZNK4llvm10MCRegister2idEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 28 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_+0x28>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x3
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_11GlobalValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_11GlobalValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8Function7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm8Function7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8Function7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x0
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt14_Function_baseC2Ev:

0000000000000000 <_ZNSt14_Function_baseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9, #16]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8FunctionEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8FunctionEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNKSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

TargetMachineC.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <LLVMGetFirstTarget>:
       0:	sub	sp, sp, #0x90
       4:	stp	x29, x30, [sp, #128]
       8:	add	x29, sp, #0x80
       c:	sub	x0, x29, #0x10
      10:	sub	x8, x29, #0x20
      14:	sub	x1, x29, #0x28
      18:	sub	x9, x29, #0x38
      1c:	str	x0, [sp, #32]
      20:	str	x8, [sp, #24]
      24:	str	x1, [sp, #16]
      28:	str	x9, [sp, #8]
      2c:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
      30:	stur	x0, [x29, #-32]
      34:	stur	x1, [x29, #-24]
      38:	ldr	x0, [sp, #24]
      3c:	bl	0 <LLVMGetFirstTarget>
      40:	stur	x0, [x29, #-16]
      44:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
      48:	stur	x0, [x29, #-56]
      4c:	stur	x1, [x29, #-48]
      50:	ldr	x0, [sp, #8]
      54:	bl	0 <LLVMGetFirstTarget>
      58:	stur	x0, [x29, #-40]
      5c:	ldr	x0, [sp, #32]
      60:	ldr	x1, [sp, #16]
      64:	bl	0 <LLVMGetFirstTarget>
      68:	tbnz	w0, #0, 70 <LLVMGetFirstTarget+0x70>
      6c:	b	7c <LLVMGetFirstTarget+0x7c>
      70:	mov	x8, xzr
      74:	stur	x8, [x29, #-8]
      78:	b	b4 <LLVMGetFirstTarget+0xb4>
      7c:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
      80:	add	x8, sp, #0x28
      84:	str	x0, [sp, #40]
      88:	str	x1, [sp, #48]
      8c:	mov	x0, x8
      90:	bl	0 <LLVMGetFirstTarget>
      94:	add	x8, sp, #0x38
      98:	str	x0, [sp, #56]
      9c:	mov	x0, x8
      a0:	bl	0 <LLVMGetFirstTarget>
      a4:	str	x0, [sp, #64]
      a8:	ldr	x0, [sp, #64]
      ac:	bl	c4 <_ZL4wrapPKN4llvm6TargetE>
      b0:	stur	x0, [x29, #-8]
      b4:	ldur	x0, [x29, #-8]
      b8:	ldp	x29, x30, [sp, #128]
      bc:	add	sp, sp, #0x90
      c0:	ret

00000000000000c4 <_ZL4wrapPKN4llvm6TargetE>:
      c4:	sub	sp, sp, #0x10
      c8:	str	x0, [sp, #8]
      cc:	ldr	x0, [sp, #8]
      d0:	add	sp, sp, #0x10
      d4:	ret

00000000000000d8 <LLVMGetNextTarget>:
      d8:	sub	sp, sp, #0x20
      dc:	stp	x29, x30, [sp, #16]
      e0:	add	x29, sp, #0x10
      e4:	str	x0, [sp, #8]
      e8:	ldr	x0, [sp, #8]
      ec:	bl	104 <_ZL6unwrapP10LLVMTarget>
      f0:	bl	0 <LLVMGetFirstTarget>
      f4:	bl	c4 <_ZL4wrapPKN4llvm6TargetE>
      f8:	ldp	x29, x30, [sp, #16]
      fc:	add	sp, sp, #0x20
     100:	ret

0000000000000104 <_ZL6unwrapP10LLVMTarget>:
     104:	sub	sp, sp, #0x10
     108:	str	x0, [sp, #8]
     10c:	ldr	x0, [sp, #8]
     110:	add	sp, sp, #0x10
     114:	ret

0000000000000118 <LLVMGetTargetFromName>:
     118:	sub	sp, sp, #0x90
     11c:	stp	x29, x30, [sp, #128]
     120:	add	x29, sp, #0x80
     124:	sub	x8, x29, #0x18
     128:	sub	x9, x29, #0x20
     12c:	sub	x10, x29, #0x30
     130:	add	x1, sp, #0x40
     134:	add	x11, sp, #0x30
     138:	stur	x0, [x29, #-8]
     13c:	ldur	x12, [x29, #-8]
     140:	mov	x0, x8
     144:	str	x1, [sp, #40]
     148:	mov	x1, x12
     14c:	str	x8, [sp, #32]
     150:	str	x9, [sp, #24]
     154:	str	x10, [sp, #16]
     158:	str	x11, [sp, #8]
     15c:	bl	0 <LLVMGetFirstTarget>
     160:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
     164:	stur	x0, [x29, #-48]
     168:	stur	x1, [x29, #-40]
     16c:	ldr	x8, [sp, #32]
     170:	stur	x8, [x29, #-56]
     174:	ldur	x1, [x29, #-56]
     178:	ldr	x0, [sp, #16]
     17c:	bl	1e0 <_ZN4llvm7find_ifINS_14iterator_rangeINS_14TargetRegistry8iteratorEEEZ21LLVMGetTargetFromNameE3$_0EEDTcl9adl_beginfp_EEOT_T0_>
     180:	stur	x0, [x29, #-32]
     184:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
     188:	str	x0, [sp, #48]
     18c:	str	x1, [sp, #56]
     190:	ldr	x0, [sp, #8]
     194:	bl	0 <LLVMGetFirstTarget>
     198:	str	x0, [sp, #64]
     19c:	ldr	x0, [sp, #24]
     1a0:	ldr	x1, [sp, #40]
     1a4:	bl	0 <LLVMGetFirstTarget>
     1a8:	tbnz	w0, #0, 1b0 <LLVMGetTargetFromName+0x98>
     1ac:	b	1c4 <LLVMGetTargetFromName+0xac>
     1b0:	sub	x0, x29, #0x20
     1b4:	bl	0 <LLVMGetFirstTarget>
     1b8:	bl	c4 <_ZL4wrapPKN4llvm6TargetE>
     1bc:	str	x0, [sp]
     1c0:	b	1cc <LLVMGetTargetFromName+0xb4>
     1c4:	mov	x8, xzr
     1c8:	str	x8, [sp]
     1cc:	ldr	x8, [sp]
     1d0:	mov	x0, x8
     1d4:	ldp	x29, x30, [sp, #128]
     1d8:	add	sp, sp, #0x90
     1dc:	ret

00000000000001e0 <_ZN4llvm7find_ifINS_14iterator_rangeINS_14TargetRegistry8iteratorEEEZ21LLVMGetTargetFromNameE3$_0EEDTcl9adl_beginfp_EEOT_T0_>:
     1e0:	sub	sp, sp, #0x40
     1e4:	stp	x29, x30, [sp, #48]
     1e8:	add	x29, sp, #0x30
     1ec:	stur	x1, [x29, #-16]
     1f0:	str	x0, [sp, #24]
     1f4:	ldr	x0, [sp, #24]
     1f8:	bl	0 <LLVMGetFirstTarget>
     1fc:	str	x0, [sp, #16]
     200:	ldr	x0, [sp, #24]
     204:	bl	0 <LLVMGetFirstTarget>
     208:	str	x0, [sp, #8]
     20c:	ldur	x8, [x29, #-16]
     210:	str	x8, [sp]
     214:	ldr	x0, [sp, #16]
     218:	ldr	x1, [sp, #8]
     21c:	ldr	x2, [sp]
     220:	bl	ed8 <_ZSt7find_ifIN4llvm14TargetRegistry8iteratorEZ21LLVMGetTargetFromNameE3$_0ET_S4_S4_T0_>
     224:	stur	x0, [x29, #-8]
     228:	ldur	x0, [x29, #-8]
     22c:	ldp	x29, x30, [sp, #48]
     230:	add	sp, sp, #0x40
     234:	ret

0000000000000238 <LLVMGetTargetFromTriple>:
     238:	sub	sp, sp, #0xa0
     23c:	stp	x29, x30, [sp, #144]
     240:	add	x29, sp, #0x90
     244:	sub	x8, x29, #0x40
     248:	add	x9, sp, #0x30
     24c:	add	x10, sp, #0x2f
     250:	stur	x0, [x29, #-16]
     254:	stur	x1, [x29, #-24]
     258:	stur	x2, [x29, #-32]
     25c:	mov	x0, x8
     260:	str	x8, [sp, #32]
     264:	str	x9, [sp, #24]
     268:	str	x10, [sp, #16]
     26c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
     270:	ldur	x1, [x29, #-16]
     274:	ldr	x0, [sp, #16]
     278:	str	x1, [sp, #8]
     27c:	bl	0 <_ZNSaIcEC1Ev>
     280:	ldr	x0, [sp, #24]
     284:	ldr	x1, [sp, #8]
     288:	ldr	x2, [sp, #16]
     28c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     290:	ldr	x0, [sp, #24]
     294:	ldr	x1, [sp, #32]
     298:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS6_>
     29c:	bl	c4 <_ZL4wrapPKN4llvm6TargetE>
     2a0:	ldur	x8, [x29, #-24]
     2a4:	str	x0, [x8]
     2a8:	ldr	x0, [sp, #24]
     2ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     2b0:	ldr	x0, [sp, #16]
     2b4:	bl	0 <_ZNSaIcED1Ev>
     2b8:	ldur	x8, [x29, #-24]
     2bc:	ldr	x8, [x8]
     2c0:	cbnz	x8, 2f0 <LLVMGetTargetFromTriple+0xb8>
     2c4:	ldur	x8, [x29, #-32]
     2c8:	cbz	x8, 2e0 <LLVMGetTargetFromTriple+0xa8>
     2cc:	sub	x0, x29, #0x40
     2d0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     2d4:	bl	0 <strdup>
     2d8:	ldur	x8, [x29, #-32]
     2dc:	str	x0, [x8]
     2e0:	mov	w8, #0x1                   	// #1
     2e4:	stur	w8, [x29, #-4]
     2e8:	str	w8, [sp, #40]
     2ec:	b	2fc <LLVMGetTargetFromTriple+0xc4>
     2f0:	stur	wzr, [x29, #-4]
     2f4:	mov	w8, #0x1                   	// #1
     2f8:	str	w8, [sp, #40]
     2fc:	sub	x0, x29, #0x40
     300:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     304:	ldur	w0, [x29, #-4]
     308:	ldp	x29, x30, [sp, #144]
     30c:	add	sp, sp, #0xa0
     310:	ret

0000000000000314 <LLVMGetTargetName>:
     314:	sub	sp, sp, #0x20
     318:	stp	x29, x30, [sp, #16]
     31c:	add	x29, sp, #0x10
     320:	str	x0, [sp, #8]
     324:	ldr	x0, [sp, #8]
     328:	bl	104 <_ZL6unwrapP10LLVMTarget>
     32c:	bl	0 <LLVMGetFirstTarget>
     330:	ldp	x29, x30, [sp, #16]
     334:	add	sp, sp, #0x20
     338:	ret

000000000000033c <LLVMGetTargetDescription>:
     33c:	sub	sp, sp, #0x20
     340:	stp	x29, x30, [sp, #16]
     344:	add	x29, sp, #0x10
     348:	str	x0, [sp, #8]
     34c:	ldr	x0, [sp, #8]
     350:	bl	104 <_ZL6unwrapP10LLVMTarget>
     354:	bl	0 <LLVMGetFirstTarget>
     358:	ldp	x29, x30, [sp, #16]
     35c:	add	sp, sp, #0x20
     360:	ret

0000000000000364 <LLVMTargetHasJIT>:
     364:	sub	sp, sp, #0x20
     368:	stp	x29, x30, [sp, #16]
     36c:	add	x29, sp, #0x10
     370:	str	x0, [sp, #8]
     374:	ldr	x0, [sp, #8]
     378:	bl	104 <_ZL6unwrapP10LLVMTarget>
     37c:	bl	0 <LLVMGetFirstTarget>
     380:	and	w0, w0, #0x1
     384:	ldp	x29, x30, [sp, #16]
     388:	add	sp, sp, #0x20
     38c:	ret

0000000000000390 <LLVMTargetHasTargetMachine>:
     390:	sub	sp, sp, #0x20
     394:	stp	x29, x30, [sp, #16]
     398:	add	x29, sp, #0x10
     39c:	str	x0, [sp, #8]
     3a0:	ldr	x0, [sp, #8]
     3a4:	bl	104 <_ZL6unwrapP10LLVMTarget>
     3a8:	bl	0 <LLVMGetFirstTarget>
     3ac:	and	w0, w0, #0x1
     3b0:	ldp	x29, x30, [sp, #16]
     3b4:	add	sp, sp, #0x20
     3b8:	ret

00000000000003bc <LLVMTargetHasAsmBackend>:
     3bc:	sub	sp, sp, #0x20
     3c0:	stp	x29, x30, [sp, #16]
     3c4:	add	x29, sp, #0x10
     3c8:	str	x0, [sp, #8]
     3cc:	ldr	x0, [sp, #8]
     3d0:	bl	104 <_ZL6unwrapP10LLVMTarget>
     3d4:	bl	0 <LLVMGetFirstTarget>
     3d8:	and	w0, w0, #0x1
     3dc:	ldp	x29, x30, [sp, #16]
     3e0:	add	sp, sp, #0x20
     3e4:	ret

00000000000003e8 <LLVMCreateTargetMachine>:
     3e8:	sub	sp, sp, #0x1a0
     3ec:	stp	x29, x30, [sp, #384]
     3f0:	str	x28, [sp, #400]
     3f4:	add	x29, sp, #0x180
     3f8:	sub	x8, x29, #0x34
     3fc:	stur	x0, [x29, #-8]
     400:	stur	x1, [x29, #-16]
     404:	stur	x2, [x29, #-24]
     408:	stur	x3, [x29, #-32]
     40c:	stur	w4, [x29, #-36]
     410:	stur	w5, [x29, #-40]
     414:	stur	w6, [x29, #-44]
     418:	mov	x0, x8
     41c:	bl	0 <LLVMGetFirstTarget>
     420:	ldur	w9, [x29, #-40]
     424:	subs	w9, w9, #0x1
     428:	mov	w8, w9
     42c:	ubfx	x8, x8, #0, #32
     430:	cmp	x8, #0x5
     434:	str	x8, [sp, #64]
     438:	b.hi	4e0 <LLVMCreateTargetMachine+0xf8>  // b.pmore
     43c:	adrp	x8, 0 <LLVMGetFirstTarget>
     440:	add	x8, x8, #0x0
     444:	ldr	x11, [sp, #64]
     448:	ldrsw	x10, [x8, x11, lsl #2]
     44c:	add	x9, x8, x10
     450:	br	x9
     454:	sub	x1, x29, #0x38
     458:	stur	wzr, [x29, #-56]
     45c:	sub	x0, x29, #0x34
     460:	bl	0 <LLVMGetFirstTarget>
     464:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     468:	sub	x1, x29, #0x3c
     46c:	mov	w8, #0x1                   	// #1
     470:	stur	w8, [x29, #-60]
     474:	sub	x0, x29, #0x34
     478:	bl	0 <LLVMGetFirstTarget>
     47c:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     480:	sub	x1, x29, #0x40
     484:	mov	w8, #0x2                   	// #2
     488:	stur	w8, [x29, #-64]
     48c:	sub	x0, x29, #0x34
     490:	bl	0 <LLVMGetFirstTarget>
     494:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     498:	sub	x1, x29, #0x44
     49c:	mov	w8, #0x3                   	// #3
     4a0:	stur	w8, [x29, #-68]
     4a4:	sub	x0, x29, #0x34
     4a8:	bl	0 <LLVMGetFirstTarget>
     4ac:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     4b0:	sub	x1, x29, #0x48
     4b4:	mov	w8, #0x4                   	// #4
     4b8:	stur	w8, [x29, #-72]
     4bc:	sub	x0, x29, #0x34
     4c0:	bl	0 <LLVMGetFirstTarget>
     4c4:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     4c8:	sub	x1, x29, #0x4c
     4cc:	mov	w8, #0x5                   	// #5
     4d0:	stur	w8, [x29, #-76]
     4d4:	sub	x0, x29, #0x34
     4d8:	bl	0 <LLVMGetFirstTarget>
     4dc:	b	4e0 <LLVMCreateTargetMachine+0xf8>
     4e0:	ldur	w0, [x29, #-44]
     4e4:	sub	x1, x29, #0x4d
     4e8:	bl	0 <LLVMGetFirstTarget>
     4ec:	stur	x0, [x29, #-88]
     4f0:	ldur	w8, [x29, #-36]
     4f4:	str	w8, [sp, #60]
     4f8:	cbz	w8, 520 <LLVMCreateTargetMachine+0x138>
     4fc:	b	500 <LLVMCreateTargetMachine+0x118>
     500:	ldr	w8, [sp, #60]
     504:	cmp	w8, #0x1
     508:	b.eq	528 <LLVMCreateTargetMachine+0x140>  // b.none
     50c:	b	510 <LLVMCreateTargetMachine+0x128>
     510:	ldr	w8, [sp, #60]
     514:	cmp	w8, #0x3
     518:	b.eq	534 <LLVMCreateTargetMachine+0x14c>  // b.none
     51c:	b	540 <LLVMCreateTargetMachine+0x158>
     520:	stur	wzr, [x29, #-92]
     524:	b	548 <LLVMCreateTargetMachine+0x160>
     528:	mov	w8, #0x1                   	// #1
     52c:	stur	w8, [x29, #-92]
     530:	b	548 <LLVMCreateTargetMachine+0x160>
     534:	mov	w8, #0x3                   	// #3
     538:	stur	w8, [x29, #-92]
     53c:	b	548 <LLVMCreateTargetMachine+0x160>
     540:	mov	w8, #0x2                   	// #2
     544:	stur	w8, [x29, #-92]
     548:	add	x8, sp, #0x88
     54c:	mov	x0, x8
     550:	str	x8, [sp, #48]
     554:	bl	0 <LLVMGetFirstTarget>
     558:	ldur	x0, [x29, #-8]
     55c:	bl	104 <_ZL6unwrapP10LLVMTarget>
     560:	ldur	x1, [x29, #-16]
     564:	add	x8, sp, #0x78
     568:	str	x0, [sp, #40]
     56c:	mov	x0, x8
     570:	bl	0 <LLVMGetFirstTarget>
     574:	ldur	x1, [x29, #-24]
     578:	add	x0, sp, #0x68
     57c:	bl	0 <LLVMGetFirstTarget>
     580:	ldur	x1, [x29, #-32]
     584:	add	x0, sp, #0x58
     588:	bl	0 <LLVMGetFirstTarget>
     58c:	ldur	x8, [x29, #-52]
     590:	str	x8, [sp, #80]
     594:	ldur	x8, [x29, #-88]
     598:	str	x8, [sp, #72]
     59c:	ldur	w9, [x29, #-92]
     5a0:	ldurb	w10, [x29, #-77]
     5a4:	ldr	x1, [sp, #120]
     5a8:	ldr	x2, [sp, #128]
     5ac:	ldr	x3, [sp, #104]
     5b0:	ldr	x4, [sp, #112]
     5b4:	ldr	x5, [sp, #88]
     5b8:	ldr	x6, [sp, #96]
     5bc:	ldr	x8, [sp, #80]
     5c0:	ldr	x11, [sp, #72]
     5c4:	ldr	x0, [sp, #40]
     5c8:	ldr	x7, [sp, #48]
     5cc:	mov	x12, sp
     5d0:	str	x8, [x12]
     5d4:	mov	x8, sp
     5d8:	str	x11, [x8, #8]
     5dc:	mov	x8, sp
     5e0:	str	w9, [x8, #16]
     5e4:	mov	x8, sp
     5e8:	and	w9, w10, #0x1
     5ec:	strb	w9, [x8, #24]
     5f0:	bl	0 <LLVMGetFirstTarget>
     5f4:	bl	61c <_ZL4wrapPKN4llvm13TargetMachineE>
     5f8:	ldr	x8, [sp, #48]
     5fc:	str	x0, [sp, #32]
     600:	mov	x0, x8
     604:	bl	0 <LLVMGetFirstTarget>
     608:	ldr	x0, [sp, #32]
     60c:	ldr	x28, [sp, #400]
     610:	ldp	x29, x30, [sp, #384]
     614:	add	sp, sp, #0x1a0
     618:	ret

000000000000061c <_ZL4wrapPKN4llvm13TargetMachineE>:
     61c:	sub	sp, sp, #0x10
     620:	str	x0, [sp, #8]
     624:	ldr	x0, [sp, #8]
     628:	add	sp, sp, #0x10
     62c:	ret

0000000000000630 <LLVMDisposeTargetMachine>:
     630:	sub	sp, sp, #0x20
     634:	stp	x29, x30, [sp, #16]
     638:	add	x29, sp, #0x10
     63c:	str	x0, [sp, #8]
     640:	ldr	x0, [sp, #8]
     644:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     648:	str	x0, [sp]
     64c:	cbz	x0, 664 <LLVMDisposeTargetMachine+0x34>
     650:	ldr	x8, [sp]
     654:	ldr	x9, [x8]
     658:	ldr	x9, [x9, #8]
     65c:	mov	x0, x8
     660:	blr	x9
     664:	ldp	x29, x30, [sp, #16]
     668:	add	sp, sp, #0x20
     66c:	ret

0000000000000670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>:
     670:	sub	sp, sp, #0x10
     674:	str	x0, [sp, #8]
     678:	ldr	x0, [sp, #8]
     67c:	add	sp, sp, #0x10
     680:	ret

0000000000000684 <LLVMGetTargetMachineTarget>:
     684:	sub	sp, sp, #0x20
     688:	stp	x29, x30, [sp, #16]
     68c:	add	x29, sp, #0x10
     690:	str	x0, [sp, #8]
     694:	ldr	x0, [sp, #8]
     698:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     69c:	bl	0 <LLVMGetFirstTarget>
     6a0:	str	x0, [sp]
     6a4:	ldr	x0, [sp]
     6a8:	bl	c4 <_ZL4wrapPKN4llvm6TargetE>
     6ac:	ldp	x29, x30, [sp, #16]
     6b0:	add	sp, sp, #0x20
     6b4:	ret

00000000000006b8 <LLVMGetTargetMachineTriple>:
     6b8:	sub	sp, sp, #0x50
     6bc:	stp	x29, x30, [sp, #64]
     6c0:	add	x29, sp, #0x40
     6c4:	add	x8, sp, #0x18
     6c8:	stur	x0, [x29, #-8]
     6cc:	ldur	x0, [x29, #-8]
     6d0:	str	x8, [sp, #16]
     6d4:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     6d8:	bl	0 <LLVMGetFirstTarget>
     6dc:	bl	0 <LLVMGetFirstTarget>
     6e0:	ldr	x8, [sp, #16]
     6e4:	str	x0, [sp, #8]
     6e8:	mov	x0, x8
     6ec:	ldr	x1, [sp, #8]
     6f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     6f4:	ldr	x0, [sp, #16]
     6f8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     6fc:	bl	0 <strdup>
     700:	ldr	x8, [sp, #16]
     704:	str	x0, [sp]
     708:	mov	x0, x8
     70c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     710:	ldr	x0, [sp]
     714:	ldp	x29, x30, [sp, #64]
     718:	add	sp, sp, #0x50
     71c:	ret

0000000000000720 <LLVMGetTargetMachineCPU>:
     720:	sub	sp, sp, #0x60
     724:	stp	x29, x30, [sp, #80]
     728:	add	x29, sp, #0x50
     72c:	add	x8, sp, #0x28
     730:	add	x9, sp, #0x18
     734:	stur	x0, [x29, #-8]
     738:	ldur	x0, [x29, #-8]
     73c:	str	x8, [sp, #16]
     740:	str	x9, [sp, #8]
     744:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     748:	bl	0 <LLVMGetFirstTarget>
     74c:	str	x0, [sp, #24]
     750:	str	x1, [sp, #32]
     754:	ldr	x8, [sp, #16]
     758:	ldr	x0, [sp, #8]
     75c:	bl	0 <LLVMGetFirstTarget>
     760:	ldr	x0, [sp, #16]
     764:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     768:	bl	0 <strdup>
     76c:	ldr	x8, [sp, #16]
     770:	str	x0, [sp]
     774:	mov	x0, x8
     778:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     77c:	ldr	x0, [sp]
     780:	ldp	x29, x30, [sp, #80]
     784:	add	sp, sp, #0x60
     788:	ret

000000000000078c <LLVMGetTargetMachineFeatureString>:
     78c:	sub	sp, sp, #0x60
     790:	stp	x29, x30, [sp, #80]
     794:	add	x29, sp, #0x50
     798:	add	x8, sp, #0x28
     79c:	add	x9, sp, #0x18
     7a0:	stur	x0, [x29, #-8]
     7a4:	ldur	x0, [x29, #-8]
     7a8:	str	x8, [sp, #16]
     7ac:	str	x9, [sp, #8]
     7b0:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     7b4:	bl	0 <LLVMGetFirstTarget>
     7b8:	str	x0, [sp, #24]
     7bc:	str	x1, [sp, #32]
     7c0:	ldr	x8, [sp, #16]
     7c4:	ldr	x0, [sp, #8]
     7c8:	bl	0 <LLVMGetFirstTarget>
     7cc:	ldr	x0, [sp, #16]
     7d0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     7d4:	bl	0 <strdup>
     7d8:	ldr	x8, [sp, #16]
     7dc:	str	x0, [sp]
     7e0:	mov	x0, x8
     7e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     7e8:	ldr	x0, [sp]
     7ec:	ldp	x29, x30, [sp, #80]
     7f0:	add	sp, sp, #0x60
     7f4:	ret

00000000000007f8 <LLVMSetTargetMachineAsmVerbosity>:
     7f8:	sub	sp, sp, #0x20
     7fc:	stp	x29, x30, [sp, #16]
     800:	add	x29, sp, #0x10
     804:	str	x0, [sp, #8]
     808:	str	w1, [sp, #4]
     80c:	ldr	w8, [sp, #4]
     810:	cmp	w8, #0x0
     814:	cset	w8, ne  // ne = any
     818:	ldr	x0, [sp, #8]
     81c:	str	w8, [sp]
     820:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     824:	ldrh	w8, [x0, #832]
     828:	ldr	w9, [sp]
     82c:	and	w10, w9, #0x1
     830:	lsl	w10, w10, #10
     834:	and	w8, w8, #0xfffffbff
     838:	orr	w8, w8, w10
     83c:	strh	w8, [x0, #832]
     840:	ldp	x29, x30, [sp, #16]
     844:	add	sp, sp, #0x20
     848:	ret

000000000000084c <LLVMCreateTargetDataLayout>:
     84c:	sub	sp, sp, #0x20
     850:	stp	x29, x30, [sp, #16]
     854:	add	x29, sp, #0x10
     858:	mov	x8, #0x1b0                 	// #432
     85c:	str	x0, [sp, #8]
     860:	mov	x0, x8
     864:	bl	0 <_Znwm>
     868:	ldr	x8, [sp, #8]
     86c:	str	x0, [sp]
     870:	mov	x0, x8
     874:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     878:	ldr	x8, [sp]
     87c:	bl	0 <LLVMGetFirstTarget>
     880:	ldr	x0, [sp]
     884:	bl	0 <LLVMGetFirstTarget>
     888:	ldp	x29, x30, [sp, #16]
     88c:	add	sp, sp, #0x20
     890:	ret

0000000000000894 <LLVMTargetMachineEmitToFile>:
     894:	sub	sp, sp, #0x120
     898:	stp	x29, x30, [sp, #256]
     89c:	str	x28, [sp, #272]
     8a0:	add	x29, sp, #0x100
     8a4:	sub	x8, x29, #0x30
     8a8:	mov	w9, wzr
     8ac:	sub	x10, x29, #0x40
     8b0:	add	x11, sp, #0x78
     8b4:	add	x12, sp, #0x68
     8b8:	str	x0, [x8, #32]
     8bc:	str	x1, [x8, #24]
     8c0:	str	x2, [x8, #16]
     8c4:	str	w3, [x8, #12]
     8c8:	str	x4, [x8]
     8cc:	mov	x0, x10
     8d0:	str	x8, [sp, #56]
     8d4:	str	w9, [sp, #52]
     8d8:	str	x10, [sp, #40]
     8dc:	str	x11, [sp, #32]
     8e0:	str	x12, [sp, #24]
     8e4:	bl	0 <LLVMGetFirstTarget>
     8e8:	ldr	x8, [sp, #56]
     8ec:	ldr	x1, [x8, #16]
     8f0:	ldr	x0, [sp, #24]
     8f4:	bl	0 <LLVMGetFirstTarget>
     8f8:	ldr	x1, [sp, #104]
     8fc:	ldr	x2, [sp, #112]
     900:	ldr	x0, [sp, #32]
     904:	ldr	x3, [sp, #40]
     908:	ldr	w4, [sp, #52]
     90c:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
     910:	ldr	x0, [sp, #40]
     914:	bl	0 <LLVMGetFirstTarget>
     918:	tbnz	w0, #0, 920 <LLVMTargetMachineEmitToFile+0x8c>
     91c:	b	964 <LLVMTargetMachineEmitToFile+0xd0>
     920:	add	x8, sp, #0x48
     924:	str	x8, [sp, #16]
     928:	sub	x0, x29, #0x40
     92c:	bl	0 <LLVMGetFirstTarget>
     930:	ldr	x0, [sp, #16]
     934:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     938:	bl	0 <strdup>
     93c:	ldr	x8, [sp, #56]
     940:	ldr	x9, [x8]
     944:	str	x0, [x9]
     948:	ldr	x0, [sp, #16]
     94c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     950:	mov	w10, #0x1                   	// #1
     954:	ldr	x8, [sp, #56]
     958:	str	w10, [x8, #44]
     95c:	str	w10, [sp, #68]
     960:	b	9bc <LLVMTargetMachineEmitToFile+0x128>
     964:	ldr	x8, [sp, #56]
     968:	ldr	x0, [x8, #32]
     96c:	ldr	x1, [x8, #24]
     970:	ldr	w3, [x8, #12]
     974:	ldr	x4, [x8]
     978:	add	x9, sp, #0x78
     97c:	mov	x2, x9
     980:	str	x9, [sp, #8]
     984:	bl	9dc <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>
     988:	cmp	w0, #0x0
     98c:	cset	w10, ne  // ne = any
     990:	mov	w11, #0x1                   	// #1
     994:	and	w10, w10, w11
     998:	strb	w10, [sp, #67]
     99c:	ldr	x0, [sp, #8]
     9a0:	bl	0 <LLVMGetFirstTarget>
     9a4:	ldrb	w10, [sp, #67]
     9a8:	and	w10, w10, #0x1
     9ac:	ldr	x8, [sp, #56]
     9b0:	str	w10, [x8, #44]
     9b4:	mov	w10, #0x1                   	// #1
     9b8:	str	w10, [sp, #68]
     9bc:	add	x0, sp, #0x78
     9c0:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
     9c4:	ldr	x8, [sp, #56]
     9c8:	ldr	w0, [x8, #44]
     9cc:	ldr	x28, [sp, #272]
     9d0:	ldp	x29, x30, [sp, #256]
     9d4:	add	sp, sp, #0x120
     9d8:	ret

00000000000009dc <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>:
     9dc:	stp	x29, x30, [sp, #-32]!
     9e0:	str	x28, [sp, #16]
     9e4:	mov	x29, sp
     9e8:	sub	sp, sp, #0x260
     9ec:	mov	w8, #0x1                   	// #1
     9f0:	sub	x9, x29, #0x50
     9f4:	sub	x10, x29, #0x70
     9f8:	add	x11, sp, #0x40
     9fc:	stur	x0, [x29, #-16]
     a00:	stur	x1, [x29, #-24]
     a04:	stur	x2, [x29, #-32]
     a08:	stur	w3, [x29, #-36]
     a0c:	stur	x4, [x29, #-48]
     a10:	ldur	x0, [x29, #-16]
     a14:	str	w8, [sp, #52]
     a18:	str	x9, [sp, #40]
     a1c:	str	x10, [sp, #32]
     a20:	str	x11, [sp, #24]
     a24:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     a28:	stur	x0, [x29, #-56]
     a2c:	ldur	x0, [x29, #-24]
     a30:	bl	0 <LLVMGetFirstTarget>
     a34:	stur	x0, [x29, #-64]
     a38:	ldr	x0, [sp, #40]
     a3c:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
     a40:	ldr	x0, [sp, #32]
     a44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
     a48:	ldur	x0, [x29, #-64]
     a4c:	ldur	x9, [x29, #-56]
     a50:	ldr	x8, [sp, #24]
     a54:	str	x0, [sp, #16]
     a58:	mov	x0, x9
     a5c:	bl	0 <LLVMGetFirstTarget>
     a60:	ldr	x0, [sp, #16]
     a64:	ldr	x1, [sp, #24]
     a68:	bl	0 <_ZN4llvm6Module13setDataLayoutERKNS_10DataLayoutE>
     a6c:	ldr	x0, [sp, #24]
     a70:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
     a74:	ldur	w12, [x29, #-36]
     a78:	cmp	w12, #0x0
     a7c:	cset	w12, eq  // eq = none
     a80:	ldr	w13, [sp, #52]
     a84:	eor	w12, w12, w13
     a88:	tbnz	w12, #0, a98 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0xbc>
     a8c:	b	a90 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0xb4>
     a90:	str	wzr, [sp, #60]
     a94:	b	aa0 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0xc4>
     a98:	mov	w8, #0x1                   	// #1
     a9c:	str	w8, [sp, #60]
     aa0:	ldur	x8, [x29, #-56]
     aa4:	ldur	x2, [x29, #-32]
     aa8:	ldr	w4, [sp, #60]
     aac:	ldr	x9, [x8]
     ab0:	ldr	x9, [x9, #80]
     ab4:	mov	x0, x8
     ab8:	sub	x1, x29, #0x50
     abc:	mov	x8, xzr
     ac0:	mov	x3, x8
     ac4:	mov	w10, #0x1                   	// #1
     ac8:	and	w5, w10, #0x1
     acc:	mov	x6, x8
     ad0:	blr	x9
     ad4:	tbnz	w0, #0, adc <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x100>
     ad8:	b	b1c <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x140>
     adc:	sub	x8, x29, #0x70
     ae0:	mov	x0, x8
     ae4:	adrp	x1, 0 <LLVMGetFirstTarget>
     ae8:	add	x1, x1, #0x0
     aec:	str	x8, [sp, #8]
     af0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
     af4:	ldr	x8, [sp, #8]
     af8:	mov	x0, x8
     afc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     b00:	bl	0 <strdup>
     b04:	ldur	x8, [x29, #-48]
     b08:	str	x0, [x8]
     b0c:	mov	w9, #0x1                   	// #1
     b10:	stur	w9, [x29, #-4]
     b14:	str	w9, [sp, #56]
     b18:	b	b40 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x164>
     b1c:	ldur	x1, [x29, #-64]
     b20:	sub	x0, x29, #0x50
     b24:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
     b28:	ldur	x8, [x29, #-32]
     b2c:	mov	x0, x8
     b30:	bl	0 <LLVMGetFirstTarget>
     b34:	stur	wzr, [x29, #-4]
     b38:	mov	w9, #0x1                   	// #1
     b3c:	str	w9, [sp, #56]
     b40:	sub	x0, x29, #0x70
     b44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     b48:	sub	x0, x29, #0x50
     b4c:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
     b50:	ldur	w0, [x29, #-4]
     b54:	add	sp, sp, #0x260
     b58:	ldr	x28, [sp, #16]
     b5c:	ldp	x29, x30, [sp], #32
     b60:	ret

0000000000000b64 <LLVMTargetMachineEmitToMemoryBuffer>:
     b64:	sub	sp, sp, #0xd0
     b68:	stp	x29, x30, [sp, #192]
     b6c:	add	x29, sp, #0xc0
     b70:	adrp	x8, 0 <LLVMGetFirstTarget>
     b74:	add	x8, x8, #0x0
     b78:	sub	x9, x29, #0x38
     b7c:	add	x10, sp, #0x58
     b80:	add	x11, sp, #0x40
     b84:	stur	x0, [x29, #-8]
     b88:	stur	x1, [x29, #-16]
     b8c:	stur	w2, [x29, #-20]
     b90:	stur	x3, [x29, #-32]
     b94:	stur	x4, [x29, #-40]
     b98:	mov	x0, x9
     b9c:	str	x8, [sp, #56]
     ba0:	str	x9, [sp, #48]
     ba4:	str	x10, [sp, #40]
     ba8:	str	x11, [sp, #32]
     bac:	bl	0 <LLVMGetFirstTarget>
     bb0:	ldr	x0, [sp, #40]
     bb4:	ldr	x1, [sp, #48]
     bb8:	bl	0 <LLVMGetFirstTarget>
     bbc:	ldur	x0, [x29, #-8]
     bc0:	ldur	x1, [x29, #-16]
     bc4:	ldur	w3, [x29, #-20]
     bc8:	ldur	x4, [x29, #-32]
     bcc:	ldr	x2, [sp, #40]
     bd0:	bl	9dc <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>
     bd4:	cmp	w0, #0x0
     bd8:	cset	w12, ne  // ne = any
     bdc:	mov	w13, #0x1                   	// #1
     be0:	and	w12, w12, w13
     be4:	strb	w12, [sp, #87]
     be8:	ldr	x0, [sp, #40]
     bec:	bl	0 <LLVMGetFirstTarget>
     bf0:	str	x0, [sp, #64]
     bf4:	str	x1, [sp, #72]
     bf8:	ldr	x0, [sp, #32]
     bfc:	bl	0 <LLVMGetFirstTarget>
     c00:	ldr	x8, [sp, #32]
     c04:	str	x0, [sp, #24]
     c08:	mov	x0, x8
     c0c:	bl	0 <LLVMGetFirstTarget>
     c10:	ldr	x1, [sp, #24]
     c14:	str	x0, [sp, #16]
     c18:	mov	x0, x1
     c1c:	ldr	x1, [sp, #16]
     c20:	ldr	x2, [sp, #56]
     c24:	bl	0 <LLVMCreateMemoryBufferWithMemoryRangeCopy>
     c28:	ldur	x8, [x29, #-40]
     c2c:	str	x0, [x8]
     c30:	ldrb	w12, [sp, #87]
     c34:	and	w0, w12, #0x1
     c38:	ldr	x8, [sp, #40]
     c3c:	str	w0, [sp, #12]
     c40:	mov	x0, x8
     c44:	bl	0 <LLVMGetFirstTarget>
     c48:	ldr	x0, [sp, #48]
     c4c:	bl	0 <LLVMGetFirstTarget>
     c50:	ldr	w0, [sp, #12]
     c54:	ldp	x29, x30, [sp, #192]
     c58:	add	sp, sp, #0xd0
     c5c:	ret

0000000000000c60 <LLVMGetDefaultTargetTriple>:
     c60:	sub	sp, sp, #0x40
     c64:	stp	x29, x30, [sp, #48]
     c68:	add	x29, sp, #0x30
     c6c:	add	x8, sp, #0x10
     c70:	str	x8, [sp, #8]
     c74:	bl	0 <_ZN4llvm3sys22getDefaultTargetTripleB5cxx11Ev>
     c78:	ldr	x0, [sp, #8]
     c7c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     c80:	bl	0 <strdup>
     c84:	ldr	x8, [sp, #8]
     c88:	str	x0, [sp]
     c8c:	mov	x0, x8
     c90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     c94:	ldr	x0, [sp]
     c98:	ldp	x29, x30, [sp, #48]
     c9c:	add	sp, sp, #0x40
     ca0:	ret

0000000000000ca4 <LLVMNormalizeTargetTriple>:
     ca4:	sub	sp, sp, #0x60
     ca8:	stp	x29, x30, [sp, #80]
     cac:	add	x29, sp, #0x50
     cb0:	add	x8, sp, #0x28
     cb4:	add	x9, sp, #0x18
     cb8:	stur	x0, [x29, #-8]
     cbc:	ldur	x1, [x29, #-8]
     cc0:	mov	x0, x9
     cc4:	str	x8, [sp, #16]
     cc8:	bl	0 <LLVMGetFirstTarget>
     ccc:	ldr	x0, [sp, #24]
     cd0:	ldr	x1, [sp, #32]
     cd4:	ldr	x8, [sp, #16]
     cd8:	bl	0 <_ZN4llvm6Triple9normalizeB5cxx11ENS_9StringRefE>
     cdc:	ldr	x0, [sp, #16]
     ce0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     ce4:	bl	0 <strdup>
     ce8:	ldr	x8, [sp, #16]
     cec:	str	x0, [sp, #8]
     cf0:	mov	x0, x8
     cf4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     cf8:	ldr	x0, [sp, #8]
     cfc:	ldp	x29, x30, [sp, #80]
     d00:	add	sp, sp, #0x60
     d04:	ret

0000000000000d08 <LLVMGetHostCPUName>:
     d08:	sub	sp, sp, #0x30
     d0c:	stp	x29, x30, [sp, #32]
     d10:	add	x29, sp, #0x20
     d14:	add	x0, sp, #0x10
     d18:	str	x0, [sp, #8]
     d1c:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     d20:	str	x0, [sp, #16]
     d24:	str	x1, [sp, #24]
     d28:	ldr	x0, [sp, #8]
     d2c:	bl	0 <LLVMGetFirstTarget>
     d30:	bl	0 <strdup>
     d34:	ldp	x29, x30, [sp, #32]
     d38:	add	sp, sp, #0x30
     d3c:	ret

0000000000000d40 <LLVMGetHostCPUFeatures>:
     d40:	sub	sp, sp, #0xd0
     d44:	stp	x29, x30, [sp, #192]
     d48:	add	x29, sp, #0xc0
     d4c:	adrp	x1, 0 <LLVMGetFirstTarget>
     d50:	add	x1, x1, #0x0
     d54:	sub	x0, x29, #0x18
     d58:	sub	x8, x29, #0x28
     d5c:	sub	x9, x29, #0x48
     d60:	str	x0, [sp, #32]
     d64:	mov	x0, x8
     d68:	str	x9, [sp, #24]
     d6c:	bl	0 <LLVMGetFirstTarget>
     d70:	ldur	x1, [x29, #-40]
     d74:	ldur	x2, [x29, #-32]
     d78:	ldr	x0, [sp, #32]
     d7c:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     d80:	ldr	x0, [sp, #24]
     d84:	bl	0 <LLVMGetFirstTarget>
     d88:	ldr	x0, [sp, #24]
     d8c:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     d90:	tbnz	w0, #0, d98 <LLVMGetHostCPUFeatures+0x58>
     d94:	b	e10 <LLVMGetHostCPUFeatures+0xd0>
     d98:	sub	x8, x29, #0x48
     d9c:	stur	x8, [x29, #-80]
     da0:	ldur	x0, [x29, #-80]
     da4:	bl	0 <LLVMGetFirstTarget>
     da8:	stur	x0, [x29, #-88]
     dac:	ldur	x0, [x29, #-80]
     db0:	bl	0 <LLVMGetFirstTarget>
     db4:	str	x0, [sp, #96]
     db8:	sub	x0, x29, #0x58
     dbc:	add	x1, sp, #0x60
     dc0:	bl	0 <LLVMGetFirstTarget>
     dc4:	tbnz	w0, #0, dcc <LLVMGetHostCPUFeatures+0x8c>
     dc8:	b	e10 <LLVMGetHostCPUFeatures+0xd0>
     dcc:	sub	x0, x29, #0x58
     dd0:	bl	0 <LLVMGetFirstTarget>
     dd4:	str	x0, [sp, #88]
     dd8:	ldr	x0, [sp, #88]
     ddc:	bl	0 <LLVMGetFirstTarget>
     de0:	str	x0, [sp, #72]
     de4:	str	x1, [sp, #80]
     de8:	ldr	x8, [sp, #88]
     dec:	ldrb	w9, [x8, #8]
     df0:	ldr	x1, [sp, #72]
     df4:	ldr	x2, [sp, #80]
     df8:	sub	x0, x29, #0x18
     dfc:	and	w3, w9, #0x1
     e00:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     e04:	sub	x0, x29, #0x58
     e08:	bl	0 <LLVMGetFirstTarget>
     e0c:	b	db8 <LLVMGetHostCPUFeatures+0x78>
     e10:	add	x8, sp, #0x28
     e14:	str	x8, [sp, #16]
     e18:	sub	x9, x29, #0x18
     e1c:	mov	x0, x9
     e20:	str	x9, [sp, #8]
     e24:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
     e28:	ldr	x0, [sp, #16]
     e2c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     e30:	bl	0 <strdup>
     e34:	ldr	x8, [sp, #16]
     e38:	str	x0, [sp]
     e3c:	mov	x0, x8
     e40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     e44:	sub	x0, x29, #0x48
     e48:	bl	0 <LLVMGetFirstTarget>
     e4c:	ldr	x0, [sp, #8]
     e50:	bl	0 <LLVMGetFirstTarget>
     e54:	ldr	x0, [sp]
     e58:	ldp	x29, x30, [sp, #192]
     e5c:	add	sp, sp, #0xd0
     e60:	ret

0000000000000e64 <LLVMAddAnalysisPasses>:
     e64:	sub	sp, sp, #0x60
     e68:	stp	x29, x30, [sp, #80]
     e6c:	add	x29, sp, #0x50
     e70:	add	x8, sp, #0x20
     e74:	stur	x0, [x29, #-8]
     e78:	stur	x1, [x29, #-16]
     e7c:	ldur	x0, [x29, #-16]
     e80:	str	x8, [sp, #24]
     e84:	bl	0 <LLVMGetFirstTarget>
     e88:	ldur	x8, [x29, #-8]
     e8c:	str	x0, [sp, #16]
     e90:	mov	x0, x8
     e94:	bl	670 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
     e98:	ldr	x8, [sp, #24]
     e9c:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
     ea0:	ldr	x0, [sp, #24]
     ea4:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
     ea8:	ldr	x8, [sp, #16]
     eac:	ldr	x9, [x8]
     eb0:	ldr	x9, [x9, #16]
     eb4:	str	x0, [sp, #8]
     eb8:	mov	x0, x8
     ebc:	ldr	x1, [sp, #8]
     ec0:	blr	x9
     ec4:	ldr	x0, [sp, #24]
     ec8:	bl	0 <LLVMGetFirstTarget>
     ecc:	ldp	x29, x30, [sp, #80]
     ed0:	add	sp, sp, #0x60
     ed4:	ret

0000000000000ed8 <_ZSt7find_ifIN4llvm14TargetRegistry8iteratorEZ21LLVMGetTargetFromNameE3$_0ET_S4_S4_T0_>:
     ed8:	sub	sp, sp, #0x50
     edc:	stp	x29, x30, [sp, #64]
     ee0:	add	x29, sp, #0x40
     ee4:	stur	x0, [x29, #-16]
     ee8:	stur	x1, [x29, #-24]
     eec:	str	x2, [sp, #32]
     ef0:	ldur	x8, [x29, #-16]
     ef4:	str	x8, [sp, #24]
     ef8:	ldur	x8, [x29, #-24]
     efc:	str	x8, [sp, #16]
     f00:	ldr	x8, [sp, #32]
     f04:	str	x8, [sp]
     f08:	ldr	x0, [sp]
     f0c:	bl	f9c <_ZN9__gnu_cxx5__ops11__pred_iterIZ21LLVMGetTargetFromNameE3$_0EENS0_10_Iter_predIT_EES4_>
     f10:	str	x0, [sp, #8]
     f14:	ldr	x0, [sp, #24]
     f18:	ldr	x1, [sp, #16]
     f1c:	ldr	x2, [sp, #8]
     f20:	bl	f38 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_>
     f24:	stur	x0, [x29, #-8]
     f28:	ldur	x0, [x29, #-8]
     f2c:	ldp	x29, x30, [sp, #64]
     f30:	add	sp, sp, #0x50
     f34:	ret

0000000000000f38 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_>:
     f38:	sub	sp, sp, #0x50
     f3c:	stp	x29, x30, [sp, #64]
     f40:	add	x29, sp, #0x40
     f44:	sub	x8, x29, #0x10
     f48:	stur	x0, [x29, #-16]
     f4c:	stur	x1, [x29, #-24]
     f50:	str	x2, [sp, #32]
     f54:	ldur	x9, [x29, #-16]
     f58:	str	x9, [sp, #24]
     f5c:	ldur	x9, [x29, #-24]
     f60:	str	x9, [sp, #16]
     f64:	ldr	x9, [sp, #32]
     f68:	str	x9, [sp, #8]
     f6c:	mov	x0, x8
     f70:	bl	0 <LLVMGetFirstTarget>
     f74:	ldr	x0, [sp, #24]
     f78:	ldr	x1, [sp, #16]
     f7c:	ldr	x2, [sp, #8]
     f80:	ldrb	w3, [sp, #7]
     f84:	bl	fe4 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag>
     f88:	stur	x0, [x29, #-8]
     f8c:	ldur	x0, [x29, #-8]
     f90:	ldp	x29, x30, [sp, #64]
     f94:	add	sp, sp, #0x50
     f98:	ret

0000000000000f9c <_ZN9__gnu_cxx5__ops11__pred_iterIZ21LLVMGetTargetFromNameE3$_0EENS0_10_Iter_predIT_EES4_>:
     f9c:	sub	sp, sp, #0x30
     fa0:	stp	x29, x30, [sp, #32]
     fa4:	add	x29, sp, #0x20
     fa8:	sub	x8, x29, #0x8
     fac:	add	x9, sp, #0x10
     fb0:	str	x0, [sp, #16]
     fb4:	mov	x0, x9
     fb8:	str	x8, [sp]
     fbc:	bl	1128 <_ZSt4moveIRZ21LLVMGetTargetFromNameE3$_0EONSt16remove_referenceIT_E4typeEOS3_>
     fc0:	ldr	x8, [x0]
     fc4:	str	x8, [sp, #8]
     fc8:	ldr	x1, [sp, #8]
     fcc:	ldr	x0, [sp]
     fd0:	bl	113c <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EC2ES2_>
     fd4:	ldur	x0, [x29, #-8]
     fd8:	ldp	x29, x30, [sp, #32]
     fdc:	add	sp, sp, #0x30
     fe0:	ret

0000000000000fe4 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag>:
     fe4:	sub	sp, sp, #0x50
     fe8:	stp	x29, x30, [sp, #64]
     fec:	add	x29, sp, #0x40
     ff0:	stur	x0, [x29, #-16]
     ff4:	stur	x1, [x29, #-24]
     ff8:	str	x2, [sp, #32]
     ffc:	strb	w3, [sp, #31]
    1000:	sub	x0, x29, #0x10
    1004:	sub	x1, x29, #0x18
    1008:	bl	0 <LLVMGetFirstTarget>
    100c:	mov	w8, #0x0                   	// #0
    1010:	str	w8, [sp, #12]
    1014:	tbnz	w0, #0, 101c <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag+0x38>
    1018:	b	1038 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag+0x54>
    101c:	ldur	x8, [x29, #-16]
    1020:	str	x8, [sp, #16]
    1024:	ldr	x1, [sp, #16]
    1028:	add	x0, sp, #0x20
    102c:	bl	1068 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EclIN4llvm14TargetRegistry8iteratorEEEbT_>
    1030:	eor	w9, w0, #0x1
    1034:	str	w9, [sp, #12]
    1038:	ldr	w8, [sp, #12]
    103c:	tbnz	w8, #0, 1044 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag+0x60>
    1040:	b	1050 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag+0x6c>
    1044:	sub	x0, x29, #0x10
    1048:	bl	0 <LLVMGetFirstTarget>
    104c:	b	1000 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EEET_S8_S8_T0_St18input_iterator_tag+0x1c>
    1050:	ldur	x8, [x29, #-16]
    1054:	stur	x8, [x29, #-8]
    1058:	ldur	x0, [x29, #-8]
    105c:	ldp	x29, x30, [sp, #64]
    1060:	add	sp, sp, #0x50
    1064:	ret

0000000000001068 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EclIN4llvm14TargetRegistry8iteratorEEEbT_>:
    1068:	sub	sp, sp, #0x30
    106c:	stp	x29, x30, [sp, #32]
    1070:	add	x29, sp, #0x20
    1074:	sub	x8, x29, #0x8
    1078:	stur	x1, [x29, #-8]
    107c:	str	x0, [sp, #16]
    1080:	ldr	x0, [sp, #16]
    1084:	str	x0, [sp, #8]
    1088:	mov	x0, x8
    108c:	bl	0 <LLVMGetFirstTarget>
    1090:	ldr	x8, [sp, #8]
    1094:	str	x0, [sp]
    1098:	mov	x0, x8
    109c:	ldr	x1, [sp]
    10a0:	bl	10b4 <_ZZ21LLVMGetTargetFromNameENK3$_0clERKN4llvm6TargetE>
    10a4:	and	w0, w0, #0x1
    10a8:	ldp	x29, x30, [sp, #32]
    10ac:	add	sp, sp, #0x30
    10b0:	ret

00000000000010b4 <_ZZ21LLVMGetTargetFromNameENK3$_0clERKN4llvm6TargetE>:
    10b4:	sub	sp, sp, #0x60
    10b8:	stp	x29, x30, [sp, #80]
    10bc:	add	x29, sp, #0x50
    10c0:	sub	x8, x29, #0x20
    10c4:	stur	x0, [x29, #-8]
    10c8:	stur	x1, [x29, #-16]
    10cc:	ldur	x9, [x29, #-8]
    10d0:	ldur	x0, [x29, #-16]
    10d4:	str	x8, [sp, #24]
    10d8:	str	x9, [sp, #16]
    10dc:	bl	0 <LLVMGetFirstTarget>
    10e0:	ldr	x8, [sp, #24]
    10e4:	str	x0, [sp, #8]
    10e8:	mov	x0, x8
    10ec:	ldr	x1, [sp, #8]
    10f0:	bl	0 <LLVMGetFirstTarget>
    10f4:	ldr	x8, [sp, #16]
    10f8:	ldr	x9, [x8]
    10fc:	ldr	q0, [x9]
    1100:	str	q0, [sp, #32]
    1104:	ldur	x0, [x29, #-32]
    1108:	ldur	x1, [x29, #-24]
    110c:	ldr	x2, [sp, #32]
    1110:	ldr	x3, [sp, #40]
    1114:	bl	0 <LLVMGetFirstTarget>
    1118:	and	w0, w0, #0x1
    111c:	ldp	x29, x30, [sp, #80]
    1120:	add	sp, sp, #0x60
    1124:	ret

0000000000001128 <_ZSt4moveIRZ21LLVMGetTargetFromNameE3$_0EONSt16remove_referenceIT_E4typeEOS3_>:
    1128:	sub	sp, sp, #0x10
    112c:	str	x0, [sp, #8]
    1130:	ldr	x0, [sp, #8]
    1134:	add	sp, sp, #0x10
    1138:	ret

000000000000113c <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameE3$_0EC2ES2_>:
    113c:	sub	sp, sp, #0x30
    1140:	stp	x29, x30, [sp, #32]
    1144:	add	x29, sp, #0x20
    1148:	sub	x8, x29, #0x8
    114c:	stur	x1, [x29, #-8]
    1150:	str	x0, [sp, #16]
    1154:	ldr	x9, [sp, #16]
    1158:	mov	x0, x8
    115c:	str	x9, [sp, #8]
    1160:	bl	1128 <_ZSt4moveIRZ21LLVMGetTargetFromNameE3$_0EONSt16remove_referenceIT_E4typeEOS3_>
    1164:	ldr	x8, [x0]
    1168:	ldr	x9, [sp, #8]
    116c:	str	x8, [x9]
    1170:	ldp	x29, x30, [sp, #32]
    1174:	add	sp, sp, #0x30
    1178:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratoreqERKS1_:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratoreqERKS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratordeEv:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratordeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm14TargetRegistry8iteratordeEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm14TargetRegistry8iteratordeEv+0x3c>
  38:	b	40 <_ZNK4llvm14TargetRegistry8iteratordeEv+0x40>
  3c:	b	60 <_ZNK4llvm14TargetRegistry8iteratordeEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x277                 	// #631
  54:	adrp	x3, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZNK4llvm6Target7getNextEv:

0000000000000000 <_ZNK4llvm6Target7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratorneERKS1_:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratorneERKS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm14TargetRegistry8iteratorneERKS1_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm6Target7getNameEv:

0000000000000000 <_ZNK4llvm6Target7getNameEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target19getShortDescriptionEv:

0000000000000000 <_ZNK4llvm6Target19getShortDescriptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target6hasJITEv:

0000000000000000 <_ZNK4llvm6Target6hasJITEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #40]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm6Target16hasTargetMachineEv:

0000000000000000 <_ZNK4llvm6Target16hasTargetMachineEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #88]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm6Target15hasMCAsmBackendEv:

0000000000000000 <_ZNK4llvm6Target15hasMCAsmBackendEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #96]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5Reloc5ModelEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5Reloc5ModelEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_:

0000000000000000 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm6unwrapE13LLVMCodeModelRb:

0000000000000000 <_ZN4llvm6unwrapE13LLVMCodeModelRb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x0                   	// #0
  10:	stur	w0, [x29, #-12]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x9, [x29, #-24]
  1c:	strb	w8, [x9]
  20:	ldur	w8, [x29, #-12]
  24:	subs	w8, w8, #0x0
  28:	mov	w9, w8
  2c:	ubfx	x9, x9, #0, #32
  30:	cmp	x9, #0x6
  34:	str	x9, [sp, #8]
  38:	b.hi	e4 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xe4>  // b.pmore
  3c:	adrp	x8, 0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  40:	add	x8, x8, #0x0
  44:	ldr	x11, [sp, #8]
  48:	ldrsw	x10, [x8, x11, lsl #2]
  4c:	add	x9, x8, x10
  50:	br	x9
  54:	ldur	x8, [x29, #-24]
  58:	mov	w9, #0x1                   	// #1
  5c:	strb	w9, [x8]
  60:	sub	x0, x29, #0x8
  64:	mov	w1, #0x1                   	// #1
  68:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  6c:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  70:	sub	x1, x29, #0x1c
  74:	stur	wzr, [x29, #-28]
  78:	sub	x0, x29, #0x8
  7c:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  80:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  84:	add	x1, sp, #0x20
  88:	mov	w8, #0x1                   	// #1
  8c:	str	w8, [sp, #32]
  90:	sub	x0, x29, #0x8
  94:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  98:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  9c:	add	x1, sp, #0x1c
  a0:	mov	w8, #0x2                   	// #2
  a4:	str	w8, [sp, #28]
  a8:	sub	x0, x29, #0x8
  ac:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  b0:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  b4:	add	x1, sp, #0x18
  b8:	mov	w8, #0x3                   	// #3
  bc:	str	w8, [sp, #24]
  c0:	sub	x0, x29, #0x8
  c4:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  c8:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  cc:	add	x1, sp, #0x14
  d0:	mov	w8, #0x4                   	// #4
  d4:	str	w8, [sp, #20]
  d8:	sub	x0, x29, #0x8
  dc:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  e0:	b	f8 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xf8>
  e4:	add	x1, sp, #0x10
  e8:	mov	w8, #0x1                   	// #1
  ec:	str	w8, [sp, #16]
  f0:	sub	x0, x29, #0x8
  f4:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  f8:	ldur	x0, [x29, #-8]
  fc:	ldp	x29, x30, [sp, #64]
 100:	add	sp, sp, #0x50
 104:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x1                   	// #1
  10:	mov	w9, #0xfffffffe            	// #-2
  14:	mov	w10, #0xfffffffd            	// #-3
  18:	mov	w11, #0xfffffffb            	// #-5
  1c:	mov	w12, #0xfffffff7            	// #-9
  20:	mov	w13, #0xffffffef            	// #-17
  24:	mov	w14, #0xffffffdf            	// #-33
  28:	str	x0, [sp, #8]
  2c:	ldr	x15, [sp, #8]
  30:	ldrh	w16, [x15]
  34:	and	w16, w16, w9
  38:	strh	w16, [x15]
  3c:	ldrh	w16, [x15]
  40:	and	w16, w16, w10
  44:	strh	w16, [x15]
  48:	ldrh	w16, [x15]
  4c:	and	w16, w16, w11
  50:	strh	w16, [x15]
  54:	ldrh	w16, [x15]
  58:	and	w12, w16, w12
  5c:	strh	w12, [x15]
  60:	ldrh	w12, [x15]
  64:	and	w12, w12, w13
  68:	orr	w12, w12, #0x10
  6c:	strh	w12, [x15]
  70:	ldrh	w12, [x15]
  74:	and	w12, w12, w14
  78:	strh	w12, [x15]
  7c:	ldrh	w12, [x15]
  80:	and	w12, w12, #0xffffffbf
  84:	strh	w12, [x15]
  88:	ldrh	w12, [x15]
  8c:	and	w12, w12, #0xffffff7f
  90:	strh	w12, [x15]
  94:	ldrh	w12, [x15]
  98:	and	w12, w12, #0xfffffeff
  9c:	strh	w12, [x15]
  a0:	str	wzr, [x15, #4]
  a4:	ldrb	w12, [x15, #8]
  a8:	and	w12, w12, w9
  ac:	orr	w12, w12, w8
  b0:	strb	w12, [x15, #8]
  b4:	ldrb	w12, [x15, #8]
  b8:	and	w12, w12, w10
  bc:	strb	w12, [x15, #8]
  c0:	ldrb	w12, [x15, #8]
  c4:	and	w11, w12, w11
  c8:	strb	w11, [x15, #8]
  cc:	str	w8, [x15, #12]
  d0:	ldrb	w11, [x15, #16]
  d4:	and	w9, w11, w9
  d8:	strb	w9, [x15, #16]
  dc:	ldrb	w9, [x15, #16]
  e0:	and	w9, w9, w10
  e4:	strb	w9, [x15, #16]
  e8:	str	wzr, [x15, #20]
  ec:	ldr	w9, [x15, #24]
  f0:	and	w9, w9, #0xfffffffe
  f4:	str	w9, [x15, #24]
  f8:	ldr	w9, [x15, #24]
  fc:	and	w9, w9, #0xfffffffd
 100:	str	w9, [x15, #24]
 104:	ldr	w9, [x15, #24]
 108:	and	w9, w9, #0xfffffffb
 10c:	str	w9, [x15, #24]
 110:	ldr	w9, [x15, #24]
 114:	and	w9, w9, #0xfffffff7
 118:	orr	w9, w9, #0x8
 11c:	str	w9, [x15, #24]
 120:	ldr	w9, [x15, #24]
 124:	and	w9, w9, #0xffffffef
 128:	str	w9, [x15, #24]
 12c:	ldr	w9, [x15, #24]
 130:	and	w9, w9, #0xffffffdf
 134:	str	w9, [x15, #24]
 138:	ldr	w9, [x15, #24]
 13c:	and	w9, w9, #0xffffc03f
 140:	str	w9, [x15, #24]
 144:	ldr	w9, [x15, #24]
 148:	and	w9, w9, #0xffffbfff
 14c:	str	w9, [x15, #24]
 150:	ldr	w9, [x15, #24]
 154:	and	w9, w9, #0xffff7fff
 158:	str	w9, [x15, #24]
 15c:	ldr	w9, [x15, #24]
 160:	and	w9, w9, #0xfffeffff
 164:	str	w9, [x15, #24]
 168:	ldr	w9, [x15, #24]
 16c:	and	w9, w9, #0xfffdffff
 170:	str	w9, [x15, #24]
 174:	ldr	w9, [x15, #24]
 178:	and	w9, w9, #0xfffbffff
 17c:	str	w9, [x15, #24]
 180:	ldr	w9, [x15, #24]
 184:	and	w9, w9, #0xfff7ffff
 188:	str	w9, [x15, #24]
 18c:	ldr	w9, [x15, #24]
 190:	and	w9, w9, #0xffefffff
 194:	str	w9, [x15, #24]
 198:	ldr	w9, [x15, #24]
 19c:	and	w9, w9, #0xffdfffff
 1a0:	str	w9, [x15, #24]
 1a4:	ldr	w9, [x15, #24]
 1a8:	and	w9, w9, #0xffbfffff
 1ac:	str	w9, [x15, #24]
 1b0:	str	wzr, [x15, #28]
 1b4:	str	w8, [x15, #32]
 1b8:	str	wzr, [x15, #36]
 1bc:	str	w8, [x15, #40]
 1c0:	str	wzr, [x15, #44]
 1c4:	str	wzr, [x15, #48]
 1c8:	str	wzr, [x15, #52]
 1cc:	add	x0, x15, #0x38
 1d0:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 1d4:	ldp	x29, x30, [sp, #16]
 1d8:	add	sp, sp, #0x20
 1dc:	ret

Disassembly of section .text._ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb:

0000000000000000 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>:
   0:	sub	sp, sp, #0x140
   4:	stp	x29, x30, [sp, #288]
   8:	str	x28, [sp, #304]
   c:	add	x29, sp, #0x120
  10:	sub	x8, x29, #0x38
  14:	ldr	x9, [x29, #32]
  18:	ldr	x10, [x29, #40]
  1c:	ldr	w11, [x29, #48]
  20:	ldrb	w12, [x29, #56]
  24:	stur	x1, [x29, #-24]
  28:	stur	x2, [x29, #-16]
  2c:	stur	x3, [x29, #-40]
  30:	stur	x4, [x29, #-32]
  34:	stur	x5, [x29, #-56]
  38:	stur	x6, [x29, #-48]
  3c:	stur	x9, [x29, #-64]
  40:	stur	x10, [x29, #-72]
  44:	stur	x0, [x29, #-80]
  48:	stur	x7, [x29, #-88]
  4c:	stur	w11, [x29, #-92]
  50:	and	w11, w12, #0x1
  54:	sturb	w11, [x29, #-93]
  58:	ldur	x9, [x29, #-80]
  5c:	ldr	x10, [x9, #88]
  60:	str	x8, [sp, #56]
  64:	str	x9, [sp, #48]
  68:	cbnz	x10, 78 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0x78>
  6c:	mov	x8, xzr
  70:	stur	x8, [x29, #-8]
  74:	b	12c <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0x12c>
  78:	ldr	x8, [sp, #48]
  7c:	ldr	x9, [x8, #88]
  80:	add	x10, sp, #0x70
  84:	mov	x0, x10
  88:	sub	x1, x29, #0x18
  8c:	str	x9, [sp, #40]
  90:	str	x10, [sp, #32]
  94:	bl	0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>
  98:	add	x8, sp, #0x88
  9c:	mov	x0, x8
  a0:	ldr	x1, [sp, #32]
  a4:	str	x8, [sp, #24]
  a8:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  ac:	ldr	x8, [sp, #56]
  b0:	ldr	q0, [x8, #16]
  b4:	str	q0, [sp, #96]
  b8:	ldr	q0, [x8]
  bc:	str	q0, [sp, #80]
  c0:	ldur	x6, [x29, #-88]
  c4:	ldur	x9, [x29, #-64]
  c8:	str	x9, [sp, #72]
  cc:	ldur	x9, [x29, #-72]
  d0:	str	x9, [sp, #64]
  d4:	ldur	w11, [x29, #-92]
  d8:	ldurb	w12, [x29, #-93]
  dc:	ldr	x2, [sp, #96]
  e0:	ldr	x3, [sp, #104]
  e4:	ldr	x4, [sp, #80]
  e8:	ldr	x5, [sp, #88]
  ec:	ldr	x7, [sp, #72]
  f0:	ldr	x9, [sp, #64]
  f4:	ldr	x0, [sp, #48]
  f8:	ldr	x1, [sp, #24]
  fc:	mov	x10, sp
 100:	str	x9, [x10]
 104:	mov	x9, sp
 108:	str	w11, [x9, #8]
 10c:	mov	x9, sp
 110:	and	w11, w12, #0x1
 114:	strb	w11, [x9, #16]
 118:	ldr	x9, [sp, #40]
 11c:	blr	x9
 120:	stur	x0, [x29, #-8]
 124:	ldr	x0, [sp, #24]
 128:	bl	0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>
 12c:	ldur	x0, [x29, #-8]
 130:	ldr	x28, [sp, #304]
 134:	ldp	x29, x30, [sp, #288]
 138:	add	sp, sp, #0x140
 13c:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsD2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x38
  18:	bl	0 <_ZN4llvm13TargetOptionsD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine9getTargetEv:

0000000000000000 <_ZNK4llvm13TargetMachine9getTargetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm6Triple3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine12getTargetCPUEv:

0000000000000000 <_ZNK4llvm13TargetMachine12getTargetCPUEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	add	x1, x9, #0x1f8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm13TargetMachine12getTargetCPUEv>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine22getTargetFeatureStringEv:

0000000000000000 <_ZNK4llvm13TargetMachine22getTargetFeatureStringEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	add	x1, x9, #0x218
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm13TargetMachine22getTargetFeatureStringEv>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_10DataLayoutE:

0000000000000000 <_ZN4llvm4wrapEPKNS_10DataLayoutE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16createDataLayoutEv:

0000000000000000 <_ZNK4llvm13TargetMachine16createDataLayoutEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x10
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm13TargetMachine16createDataLayoutEv>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10error_codeC2Ev:

0000000000000000 <_ZNSt10error_codeC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt3_V215system_categoryEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt10error_codecvbEv:

0000000000000000 <_ZNKSt10error_codecvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNKSt10error_code7messageB5cxx11Ev:

0000000000000000 <_ZNKSt10error_code7messageB5cxx11Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #24]
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZNKSt10error_code7messageB5cxx11Ev>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt10error_code7messageB5cxx11Ev>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [x8]
  40:	ldr	x9, [x9, #32]
  44:	ldr	x8, [sp, #24]
  48:	ldr	x10, [sp, #8]
  4c:	str	w0, [sp, #4]
  50:	mov	x0, x10
  54:	ldr	w1, [sp, #4]
  58:	blr	x9
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj0EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj0EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj0EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	ldr	x0, [x9, #40]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	ldr	x9, [x8, #40]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x9
  38:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  3c:	ldr	x8, [sp, #32]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  54:	ldur	x0, [x29, #-16]
  58:	ldur	x1, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm19raw_svector_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj0EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj0EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj0EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9]
  1c:	ldr	w10, [x9, #8]
  20:	cmp	w10, #0x0
  24:	cset	w10, eq  // eq = none
  28:	mov	x0, x8
  2c:	and	w2, w10, #0x1
  30:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv>
  34:	ldr	x0, [sp, #8]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x8                   	// #8
  20:	ldr	w12, [x9, #8]
  24:	mov	w9, w12
  28:	mul	x9, x11, x9
  2c:	add	x1, x10, x9
  30:	mov	x0, x8
  34:	mov	w12, #0x1                   	// #1
  38:	and	w2, w12, #0x1
  3c:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorIbEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorIbEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIbE5firstEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIbE5firstEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev>
  20:	tbnz	w0, #0, a8 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0xa8>
  24:	stur	wzr, [x29, #-12]
  28:	ldr	x8, [sp, #16]
  2c:	ldr	w9, [x8, #8]
  30:	stur	w9, [x29, #-16]
  34:	ldur	w8, [x29, #-12]
  38:	ldur	w9, [x29, #-16]
  3c:	cmp	w8, w9
  40:	b.eq	a8 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0xa8>  // b.none
  44:	ldr	x8, [sp, #16]
  48:	ldr	x9, [x8]
  4c:	ldur	w10, [x29, #-12]
  50:	mov	w11, w10
  54:	mov	x12, #0x8                   	// #8
  58:	mul	x11, x12, x11
  5c:	add	x9, x9, x11
  60:	ldr	x9, [x9]
  64:	str	x9, [sp, #24]
  68:	ldr	x9, [sp, #24]
  6c:	cbz	x9, 98 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x98>
  70:	ldr	x8, [sp, #24]
  74:	str	x8, [sp, #8]
  78:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev>
  7c:	ldr	x8, [sp, #8]
  80:	cmp	x8, x0
  84:	b.eq	98 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x98>  // b.none
  88:	ldr	x0, [sp, #24]
  8c:	ldr	x8, [sp, #16]
  90:	add	x1, x8, #0x18
  94:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev>
  98:	ldur	w8, [x29, #-12]
  9c:	add	w8, w8, #0x1
  a0:	stur	w8, [x29, #-12]
  a4:	b	34 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x34>
  a8:	ldr	x8, [sp, #16]
  ac:	ldr	x0, [x8]
  b0:	bl	0 <free>
  b4:	ldp	x29, x30, [sp, #48]
  b8:	add	sp, sp, #0x40
  bc:	ret

Disassembly of section .text._ZN4llvm17SubtargetFeaturesD2Ev:

0000000000000000 <_ZN4llvm17SubtargetFeaturesD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm17SubtargetFeaturesD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6unwrapEP21LLVMOpaquePassManager:

0000000000000000 <_ZN4llvm6unwrapEP21LLVMOpaquePassManager>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16TargetIRAnalysisD2Ev:

0000000000000000 <_ZN4llvm16TargetIRAnalysisD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm16TargetIRAnalysisD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #4]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9CodeModel5ModelEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9CodeModel5ModelEEC2EOS2_:

0000000000000000 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC2EOS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC2EOS2_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC2EOS2_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #4]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9CodeModel5ModelEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm9CodeModel5ModelEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2IJS3_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2IJS3_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2IJS3_EEENS0_10in_place_tEDpOT_>
  30:	ldr	w8, [x0]
  34:	ldr	x9, [sp, #8]
  38:	str	w8, [x9]
  3c:	ldr	w8, [sp, #20]
  40:	strb	w8, [x9, #4]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9CodeModel5ModelEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9CodeModel5ModelEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x48
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15MCTargetOptionsD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x28
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ERKS0_:

0000000000000000 <_ZN4llvm10DataLayoutC2ERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x0, x9, #0x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x10
  34:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x20
  40:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  44:	ldr	x8, [sp]
  48:	add	x0, x8, #0x38
  4c:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  50:	ldr	x8, [sp]
  54:	add	x0, x8, #0xc8
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  5c:	ldr	x8, [sp]
  60:	add	x0, x8, #0xe8
  64:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  68:	ldr	x8, [sp, #8]
  6c:	ldr	x9, [sp]
  70:	str	x8, [x9, #376]
  74:	add	x0, x9, #0x180
  78:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  7c:	ldr	x1, [sp, #16]
  80:	ldr	x0, [sp]
  84:	bl	0 <_ZN4llvm10DataLayoutC2ERKS0_>
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10MaybeAlignC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10DataLayoutaSERKS0_:

0000000000000000 <_ZN4llvm10DataLayoutaSERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm10DataLayout5clearEv>
  24:	ldr	x8, [sp, #16]
  28:	add	x1, x8, #0xc8
  2c:	ldr	x8, [sp, #8]
  30:	add	x0, x8, #0xc8
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  44:	and	w9, w0, #0x1
  48:	ldr	x8, [sp, #8]
  4c:	strb	w9, [x8]
  50:	ldr	x10, [sp, #16]
  54:	ldr	w9, [x10, #4]
  58:	str	w9, [x8, #4]
  5c:	ldr	x10, [sp, #16]
  60:	ldrh	w9, [x10, #8]
  64:	strh	w9, [x8, #8]
  68:	ldr	x10, [sp, #16]
  6c:	ldrh	w9, [x10, #16]
  70:	strh	w9, [x8, #16]
  74:	ldr	x10, [sp, #16]
  78:	ldr	w9, [x10, #20]
  7c:	str	w9, [x8, #20]
  80:	ldr	x10, [sp, #16]
  84:	ldr	w9, [x10, #12]
  88:	str	w9, [x8, #12]
  8c:	ldr	x10, [sp, #16]
  90:	ldr	w9, [x10, #24]
  94:	str	w9, [x8, #24]
  98:	ldr	x10, [sp, #16]
  9c:	add	x1, x10, #0x20
  a0:	add	x0, x8, #0x20
  a4:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  a8:	ldr	x8, [sp, #16]
  ac:	add	x1, x8, #0x38
  b0:	ldr	x8, [sp, #8]
  b4:	add	x10, x8, #0x38
  b8:	mov	x0, x10
  bc:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  c0:	ldr	x8, [sp, #16]
  c4:	add	x1, x8, #0xe8
  c8:	ldr	x8, [sp, #8]
  cc:	add	x10, x8, #0xe8
  d0:	mov	x0, x10
  d4:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  d8:	ldr	x8, [sp, #16]
  dc:	add	x1, x8, #0x180
  e0:	ldr	x8, [sp, #8]
  e4:	add	x10, x8, #0x180
  e8:	mov	x0, x10
  ec:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  f0:	ldr	x8, [sp, #8]
  f4:	mov	x0, x8
  f8:	ldp	x29, x30, [sp, #32]
  fc:	add	sp, sp, #0x30
 100:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #1]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIhEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIjEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DataLayout11isBigEndianEv:

0000000000000000 <_ZNK4llvm10DataLayout11isBigEndianEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEaSERKS1_:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEaSERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEaSERKS1_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEaSERKS1_:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEaSERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEaSERKS1_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEaSERKS1_:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	20c <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x20c>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	fc <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xfc>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xb0>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  7c:	ldur	x8, [x29, #-32]
  80:	add	x1, x0, x8
  84:	ldur	x0, [x29, #-56]
  88:	stur	x1, [x29, #-72]
  8c:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  90:	ldur	x1, [x29, #-64]
  94:	str	x0, [sp, #80]
  98:	mov	x0, x1
  9c:	ldur	x1, [x29, #-72]
  a0:	ldr	x2, [sp, #80]
  a4:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  a8:	stur	x0, [x29, #-48]
  ac:	b	bc <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xbc>
  b0:	ldur	x0, [x29, #-56]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  b8:	stur	x0, [x29, #-48]
  bc:	ldur	x0, [x29, #-48]
  c0:	ldur	x8, [x29, #-56]
  c4:	str	x0, [sp, #72]
  c8:	mov	x0, x8
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  d0:	ldr	x8, [sp, #72]
  d4:	str	x0, [sp, #64]
  d8:	mov	x0, x8
  dc:	ldr	x1, [sp, #64]
  e0:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  e4:	ldur	x1, [x29, #-32]
  e8:	ldur	x0, [x29, #-56]
  ec:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  f0:	ldur	x8, [x29, #-56]
  f4:	stur	x8, [x29, #-8]
  f8:	b	20c <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x20c>
  fc:	ldur	x0, [x29, #-56]
 100:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 104:	ldur	x8, [x29, #-32]
 108:	cmp	x0, x8
 10c:	b.cs	160 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x160>  // b.hs, b.nlast
 110:	ldur	x0, [x29, #-56]
 114:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 118:	ldur	x8, [x29, #-56]
 11c:	str	x0, [sp, #56]
 120:	mov	x0, x8
 124:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 128:	ldr	x1, [sp, #56]
 12c:	str	x0, [sp, #48]
 130:	mov	x0, x1
 134:	ldr	x1, [sp, #48]
 138:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 13c:	ldur	x0, [x29, #-56]
 140:	mov	x8, xzr
 144:	mov	x1, x8
 148:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 14c:	stur	xzr, [x29, #-40]
 150:	ldur	x1, [x29, #-32]
 154:	ldur	x0, [x29, #-56]
 158:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 15c:	b	1ac <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x1ac>
 160:	ldur	x8, [x29, #-40]
 164:	cbz	x8, 1ac <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x1ac>
 168:	ldur	x0, [x29, #-24]
 16c:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 170:	ldur	x8, [x29, #-24]
 174:	str	x0, [sp, #40]
 178:	mov	x0, x8
 17c:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 180:	ldur	x8, [x29, #-40]
 184:	add	x1, x0, x8
 188:	ldur	x0, [x29, #-56]
 18c:	str	x1, [sp, #32]
 190:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 194:	ldr	x1, [sp, #40]
 198:	str	x0, [sp, #24]
 19c:	mov	x0, x1
 1a0:	ldr	x1, [sp, #32]
 1a4:	ldr	x2, [sp, #24]
 1a8:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1ac:	ldur	x0, [x29, #-24]
 1b0:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1b4:	ldur	x8, [x29, #-40]
 1b8:	add	x0, x0, x8
 1bc:	ldur	x8, [x29, #-24]
 1c0:	str	x0, [sp, #16]
 1c4:	mov	x0, x8
 1c8:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1cc:	ldur	x8, [x29, #-56]
 1d0:	str	x0, [sp, #8]
 1d4:	mov	x0, x8
 1d8:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1dc:	ldur	x8, [x29, #-40]
 1e0:	add	x2, x0, x8
 1e4:	ldr	x0, [sp, #16]
 1e8:	ldr	x1, [sp, #8]
 1ec:	mov	x8, xzr
 1f0:	mov	x3, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1f8:	ldur	x1, [x29, #-32]
 1fc:	ldur	x0, [x29, #-56]
 200:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 204:	ldur	x8, [x29, #-56]
 208:	stur	x8, [x29, #-8]
 20c:	ldur	x0, [x29, #-8]
 210:	ldp	x29, x30, [sp, #160]
 214:	add	sp, sp, #0xb0
 218:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt4copyIPKhPhET0_T_S4_S3_:

0000000000000000 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE13destroy_rangeEPhS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE13destroy_rangeEPhS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	4c <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE+0x4c>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x1                   	// #1
  44:	mul	x2, x8, x9
  48:	bl	0 <memcpy>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKhET_S2_:

0000000000000000 <_ZSt12__miter_baseIPKhET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPhET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPhET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKhET_S2_:

0000000000000000 <_ZSt12__niter_baseIPKhET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPhET_S1_:

0000000000000000 <_ZSt12__niter_baseIPhET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldur	x9, [x29, #-8]
  20:	subs	x8, x8, x9
  24:	str	x8, [sp]
  28:	ldr	x8, [sp]
  2c:	cbz	x8, 48 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x48>
  30:	ldr	x0, [sp, #8]
  34:	ldur	x1, [x29, #-8]
  38:	ldr	x8, [sp]
  3c:	mov	x9, #0x1                   	// #1
  40:	mul	x2, x9, x8
  44:	bl	0 <memmove>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	add	x0, x8, x9
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	230 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x230>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	104 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x104>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0xb8>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  7c:	ldur	x8, [x29, #-32]
  80:	mov	x9, #0x8                   	// #8
  84:	mul	x8, x9, x8
  88:	add	x1, x0, x8
  8c:	ldur	x0, [x29, #-56]
  90:	stur	x1, [x29, #-72]
  94:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  98:	ldur	x1, [x29, #-64]
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x1
  a4:	ldur	x1, [x29, #-72]
  a8:	ldr	x2, [sp, #80]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  b0:	stur	x0, [x29, #-48]
  b4:	b	c4 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0xc4>
  b8:	ldur	x0, [x29, #-56]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  c0:	stur	x0, [x29, #-48]
  c4:	ldur	x0, [x29, #-48]
  c8:	ldur	x8, [x29, #-56]
  cc:	str	x0, [sp, #72]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  d8:	ldr	x8, [sp, #72]
  dc:	str	x0, [sp, #64]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #64]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  ec:	ldur	x1, [x29, #-32]
  f0:	ldur	x0, [x29, #-56]
  f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  f8:	ldur	x8, [x29, #-56]
  fc:	stur	x8, [x29, #-8]
 100:	b	230 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x230>
 104:	ldur	x0, [x29, #-56]
 108:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 10c:	ldur	x8, [x29, #-32]
 110:	cmp	x0, x8
 114:	b.cs	168 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x168>  // b.hs, b.nlast
 118:	ldur	x0, [x29, #-56]
 11c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 120:	ldur	x8, [x29, #-56]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 130:	ldr	x1, [sp, #56]
 134:	str	x0, [sp, #48]
 138:	mov	x0, x1
 13c:	ldr	x1, [sp, #48]
 140:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 144:	ldur	x0, [x29, #-56]
 148:	mov	x8, xzr
 14c:	mov	x1, x8
 150:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 154:	stur	xzr, [x29, #-40]
 158:	ldur	x1, [x29, #-32]
 15c:	ldur	x0, [x29, #-56]
 160:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 164:	b	1bc <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x1bc>
 168:	ldur	x8, [x29, #-40]
 16c:	cbz	x8, 1bc <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x1bc>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 178:	ldur	x8, [x29, #-24]
 17c:	str	x0, [sp, #40]
 180:	mov	x0, x8
 184:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 188:	ldur	x8, [x29, #-40]
 18c:	mov	x9, #0x8                   	// #8
 190:	mul	x8, x9, x8
 194:	add	x1, x0, x8
 198:	ldur	x0, [x29, #-56]
 19c:	str	x1, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1a4:	ldr	x1, [sp, #40]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x1
 1b0:	ldr	x1, [sp, #32]
 1b4:	ldr	x2, [sp, #24]
 1b8:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1bc:	ldur	x0, [x29, #-24]
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1c4:	ldur	x8, [x29, #-40]
 1c8:	mov	x9, #0x8                   	// #8
 1cc:	mul	x8, x9, x8
 1d0:	add	x0, x0, x8
 1d4:	ldur	x8, [x29, #-24]
 1d8:	str	x0, [sp, #16]
 1dc:	mov	x0, x8
 1e0:	str	x9, [sp, #8]
 1e4:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1e8:	ldur	x8, [x29, #-56]
 1ec:	str	x0, [sp]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1f8:	ldur	x8, [x29, #-40]
 1fc:	ldr	x9, [sp, #8]
 200:	mul	x8, x9, x8
 204:	add	x2, x0, x8
 208:	ldr	x0, [sp, #16]
 20c:	ldr	x1, [sp]
 210:	mov	x8, xzr
 214:	mov	x3, x8
 218:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 21c:	ldur	x1, [x29, #-32]
 220:	ldur	x0, [x29, #-56]
 224:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 228:	ldur	x8, [x29, #-56]
 22c:	stur	x8, [x29, #-8]
 230:	ldur	x0, [x29, #-8]
 234:	ldp	x29, x30, [sp, #160]
 238:	add	sp, sp, #0xb0
 23c:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm15LayoutAlignElemEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm15LayoutAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm15LayoutAlignElemEET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm15LayoutAlignElemEET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm15LayoutAlignElemEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm15LayoutAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm15LayoutAlignElemEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm15LayoutAlignElemEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x8                   	// #8
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	230 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x230>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	104 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x104>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0xb8>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  7c:	ldur	x8, [x29, #-32]
  80:	mov	x9, #0x10                  	// #16
  84:	mul	x8, x9, x8
  88:	add	x1, x0, x8
  8c:	ldur	x0, [x29, #-56]
  90:	stur	x1, [x29, #-72]
  94:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  98:	ldur	x1, [x29, #-64]
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x1
  a4:	ldur	x1, [x29, #-72]
  a8:	ldr	x2, [sp, #80]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  b0:	stur	x0, [x29, #-48]
  b4:	b	c4 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0xc4>
  b8:	ldur	x0, [x29, #-56]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  c0:	stur	x0, [x29, #-48]
  c4:	ldur	x0, [x29, #-48]
  c8:	ldur	x8, [x29, #-56]
  cc:	str	x0, [sp, #72]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  d8:	ldr	x8, [sp, #72]
  dc:	str	x0, [sp, #64]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #64]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  ec:	ldur	x1, [x29, #-32]
  f0:	ldur	x0, [x29, #-56]
  f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  f8:	ldur	x8, [x29, #-56]
  fc:	stur	x8, [x29, #-8]
 100:	b	230 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x230>
 104:	ldur	x0, [x29, #-56]
 108:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 10c:	ldur	x8, [x29, #-32]
 110:	cmp	x0, x8
 114:	b.cs	168 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x168>  // b.hs, b.nlast
 118:	ldur	x0, [x29, #-56]
 11c:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 120:	ldur	x8, [x29, #-56]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 130:	ldr	x1, [sp, #56]
 134:	str	x0, [sp, #48]
 138:	mov	x0, x1
 13c:	ldr	x1, [sp, #48]
 140:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 144:	ldur	x0, [x29, #-56]
 148:	mov	x8, xzr
 14c:	mov	x1, x8
 150:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 154:	stur	xzr, [x29, #-40]
 158:	ldur	x1, [x29, #-32]
 15c:	ldur	x0, [x29, #-56]
 160:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 164:	b	1bc <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x1bc>
 168:	ldur	x8, [x29, #-40]
 16c:	cbz	x8, 1bc <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x1bc>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 178:	ldur	x8, [x29, #-24]
 17c:	str	x0, [sp, #40]
 180:	mov	x0, x8
 184:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 188:	ldur	x8, [x29, #-40]
 18c:	mov	x9, #0x10                  	// #16
 190:	mul	x8, x9, x8
 194:	add	x1, x0, x8
 198:	ldur	x0, [x29, #-56]
 19c:	str	x1, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1a4:	ldr	x1, [sp, #40]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x1
 1b0:	ldr	x1, [sp, #32]
 1b4:	ldr	x2, [sp, #24]
 1b8:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1bc:	ldur	x0, [x29, #-24]
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1c4:	ldur	x8, [x29, #-40]
 1c8:	mov	x9, #0x10                  	// #16
 1cc:	mul	x8, x9, x8
 1d0:	add	x0, x0, x8
 1d4:	ldur	x8, [x29, #-24]
 1d8:	str	x0, [sp, #16]
 1dc:	mov	x0, x8
 1e0:	str	x9, [sp, #8]
 1e4:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1e8:	ldur	x8, [x29, #-56]
 1ec:	str	x0, [sp]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1f8:	ldur	x8, [x29, #-40]
 1fc:	ldr	x9, [sp, #8]
 200:	mul	x8, x9, x8
 204:	add	x2, x0, x8
 208:	ldr	x0, [sp, #16]
 20c:	ldr	x1, [sp]
 210:	mov	x8, xzr
 214:	mov	x3, x8
 218:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 21c:	ldur	x1, [x29, #-32]
 220:	ldur	x0, [x29, #-56]
 224:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 228:	ldur	x8, [x29, #-56]
 22c:	stur	x8, [x29, #-8]
 230:	ldur	x0, [x29, #-8]
 234:	ldp	x29, x30, [sp, #160]
 238:	add	sp, sp, #0xb0
 23c:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x10                  	// #16
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm16PointerAlignElemEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm16PointerAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm16PointerAlignElemEET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm16PointerAlignElemEET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm16PointerAlignElemEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm16PointerAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm16PointerAlignElemEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm16PointerAlignElemEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x10                  	// #16
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x10                  	// #16
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEaSERKS1_:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	230 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x230>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	104 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x104>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0xb8>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  7c:	ldur	x8, [x29, #-32]
  80:	mov	x9, #0x4                   	// #4
  84:	mul	x8, x9, x8
  88:	add	x1, x0, x8
  8c:	ldur	x0, [x29, #-56]
  90:	stur	x1, [x29, #-72]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  98:	ldur	x1, [x29, #-64]
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x1
  a4:	ldur	x1, [x29, #-72]
  a8:	ldr	x2, [sp, #80]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  b0:	stur	x0, [x29, #-48]
  b4:	b	c4 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0xc4>
  b8:	ldur	x0, [x29, #-56]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  c0:	stur	x0, [x29, #-48]
  c4:	ldur	x0, [x29, #-48]
  c8:	ldur	x8, [x29, #-56]
  cc:	str	x0, [sp, #72]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  d8:	ldr	x8, [sp, #72]
  dc:	str	x0, [sp, #64]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #64]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  ec:	ldur	x1, [x29, #-32]
  f0:	ldur	x0, [x29, #-56]
  f4:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  f8:	ldur	x8, [x29, #-56]
  fc:	stur	x8, [x29, #-8]
 100:	b	230 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x230>
 104:	ldur	x0, [x29, #-56]
 108:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 10c:	ldur	x8, [x29, #-32]
 110:	cmp	x0, x8
 114:	b.cs	168 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x168>  // b.hs, b.nlast
 118:	ldur	x0, [x29, #-56]
 11c:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 120:	ldur	x8, [x29, #-56]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 130:	ldr	x1, [sp, #56]
 134:	str	x0, [sp, #48]
 138:	mov	x0, x1
 13c:	ldr	x1, [sp, #48]
 140:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 144:	ldur	x0, [x29, #-56]
 148:	mov	x8, xzr
 14c:	mov	x1, x8
 150:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 154:	stur	xzr, [x29, #-40]
 158:	ldur	x1, [x29, #-32]
 15c:	ldur	x0, [x29, #-56]
 160:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 164:	b	1bc <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x1bc>
 168:	ldur	x8, [x29, #-40]
 16c:	cbz	x8, 1bc <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x1bc>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 178:	ldur	x8, [x29, #-24]
 17c:	str	x0, [sp, #40]
 180:	mov	x0, x8
 184:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 188:	ldur	x8, [x29, #-40]
 18c:	mov	x9, #0x4                   	// #4
 190:	mul	x8, x9, x8
 194:	add	x1, x0, x8
 198:	ldur	x0, [x29, #-56]
 19c:	str	x1, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1a4:	ldr	x1, [sp, #40]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x1
 1b0:	ldr	x1, [sp, #32]
 1b4:	ldr	x2, [sp, #24]
 1b8:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1bc:	ldur	x0, [x29, #-24]
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1c4:	ldur	x8, [x29, #-40]
 1c8:	mov	x9, #0x4                   	// #4
 1cc:	mul	x8, x9, x8
 1d0:	add	x0, x0, x8
 1d4:	ldur	x8, [x29, #-24]
 1d8:	str	x0, [sp, #16]
 1dc:	mov	x0, x8
 1e0:	str	x9, [sp, #8]
 1e4:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1e8:	ldur	x8, [x29, #-56]
 1ec:	str	x0, [sp]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1f8:	ldur	x8, [x29, #-40]
 1fc:	ldr	x9, [sp, #8]
 200:	mul	x8, x9, x8
 204:	add	x2, x0, x8
 208:	ldr	x0, [sp, #16]
 20c:	ldr	x1, [sp]
 210:	mov	x8, xzr
 214:	mov	x3, x8
 218:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 21c:	ldur	x1, [x29, #-32]
 220:	ldur	x0, [x29, #-56]
 224:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 228:	ldur	x8, [x29, #-56]
 22c:	stur	x8, [x29, #-8]
 230:	ldur	x0, [x29, #-8]
 234:	ldp	x29, x30, [sp, #160]
 238:	add	sp, sp, #0xb0
 23c:	ret

Disassembly of section .text._ZSt4copyIPKjPjET0_T_S4_S3_:

0000000000000000 <_ZSt4copyIPKjPjET0_T_S4_S3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE13destroy_rangeEPjS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE13destroy_rangeEPjS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>
  30:	mov	x8, #0x4                   	// #4
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x4                   	// #4
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>
  30:	mov	x8, #0x4                   	// #4
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKjET_S2_:

0000000000000000 <_ZSt12__miter_baseIPKjET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPjET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPjET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKjET_S2_:

0000000000000000 <_ZSt12__niter_baseIPKjET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPjET_S1_:

0000000000000000 <_ZSt12__niter_baseIPjET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x4                   	// #4
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x4                   	// #4
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x4                   	// #4
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt10error_code8categoryEv:

0000000000000000 <_ZNKSt10error_code8categoryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt10error_code5valueEv:

0000000000000000 <_ZNKSt10error_code5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6unwrapEP16LLVMOpaqueModule:

0000000000000000 <_ZN4llvm6unwrapEP16LLVMOpaqueModule>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj0EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj0EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj0EEC2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC2Eb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	mov	w9, #0x1                   	// #1
  20:	and	w9, w1, w9
  24:	sturb	w9, [x29, #-9]
  28:	ldur	x10, [x29, #-8]
  2c:	ldurb	w9, [x29, #-9]
  30:	mov	x0, x10
  34:	and	w1, w9, #0x1
  38:	str	x8, [sp, #8]
  3c:	str	x10, [sp]
  40:	bl	0 <_ZN4llvm17raw_pwrite_streamC2Eb>
  44:	ldr	x8, [sp, #8]
  48:	ldr	x10, [sp]
  4c:	str	x8, [x10]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	mov	x1, x8
  14:	mov	w9, wzr
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	stur	x8, [x29, #-16]
  28:	str	x1, [sp, #24]
  2c:	str	w9, [sp, #20]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x1, [sp, #24]
  40:	ldur	x2, [x29, #-16]
  44:	ldr	w3, [sp, #20]
  48:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj0EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj0EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev:

0000000000000000 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #16]
  18:	str	x8, [sp]
  1c:	cbz	x9, 38 <_ZNSt14_Function_baseD2Ev+0x38>
  20:	ldr	x8, [sp]
  24:	ldr	x9, [x8, #16]
  28:	mov	x0, x8
  2c:	mov	x1, x8
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x9
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS6_:

0000000000000000 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS6_>
  18:	bl	0 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS6_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS6_:

0000000000000000 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS6_>
  18:	bl	0 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS6_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN4llvm14TargetRegistry8iteratorEENSt15iterator_traitsIT_E17iterator_categoryERKS4_:

0000000000000000 <_ZSt19__iterator_categoryIN4llvm14TargetRegistry8iteratorEENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm14TargetRegistry8iteratorppEv:

0000000000000000 <_ZN4llvm14TargetRegistry8iteratorppEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZN4llvm14TargetRegistry8iteratorppEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZN4llvm14TargetRegistry8iteratorppEv+0x3c>
  38:	b	40 <_ZN4llvm14TargetRegistry8iteratorppEv+0x40>
  3c:	b	60 <_ZN4llvm14TargetRegistry8iteratorppEv+0x60>
  40:	adrp	x0, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x26c                 	// #620
  54:	adrp	x3, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	bl	0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  6c:	ldr	x8, [sp, #16]
  70:	str	x0, [x8]
  74:	mov	x0, x8
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS7_:

0000000000000000 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS7_>
  18:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS7_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_:

0000000000000000 <_ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS7_:

0000000000000000 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS7_>
  18:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS7_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_:

0000000000000000 <_ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5Reloc5ModelEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm5Reloc5ModelEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_+0x2c>
  28:	b	44 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_+0x44>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  34:	ldr	w8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	w8, [x9]
  40:	b	74 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_+0x74>
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  4c:	ldr	x8, [sp, #16]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  5c:	ldr	w9, [x0]
  60:	ldr	x8, [sp]
  64:	str	w9, [x8]
  68:	mov	w9, #0x1                   	// #1
  6c:	ldr	x10, [sp, #8]
  70:	strb	w9, [x10, #4]
  74:	ldr	x0, [sp, #8]
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #4]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_:

0000000000000000 <_ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm5Reloc5ModelEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm5Reloc5ModelEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13StringMapImplC2Ej:

0000000000000000 <_ZN4llvm13StringMapImplC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	w1, [sp, #4]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9]
  18:	str	wzr, [x9, #8]
  1c:	str	wzr, [x9, #12]
  20:	str	wzr, [x9, #16]
  24:	ldr	w10, [sp, #4]
  28:	str	w10, [x9, #20]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm13StringMapImpl5emptyEv:

0000000000000000 <_ZNK4llvm13StringMapImpl5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	cmp	w9, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_:

0000000000000000 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>
  24:	add	x8, x0, #0x10
  28:	add	x8, x8, #0x1
  2c:	str	x8, [sp, #8]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x2, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator10DeallocateEPKvm:

0000000000000000 <_ZN4llvm15MallocAllocator10DeallocateEPKvm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <free>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorIbEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorIbEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm17StringMapIteratorIbEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEeqERKS2_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEeqERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIbE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIbE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret
