
*** Running vivado
    with args -log multiply_multiply_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply_multiply_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source multiply_multiply_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3002.273 ; gain = 2.020 ; free physical = 1690 ; free virtual = 12662
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ugrads/c/cedarmaxwell/Documents/ECEN449/ip_repo/multiply_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/coe/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top multiply_multiply_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'multiply_multiply_0_0' is locked:
* IP definition 'multiply_v1.0 (1.0)' for IP 'multiply_multiply_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30986
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3006.477 ; gain = 0.000 ; free physical = 3900 ; free virtual = 9673
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiply_multiply_0_0' [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ip/multiply_multiply_0_0/synth/multiply_multiply_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'multiply_v1_0' [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiply_v1_0_S00_AXI' [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0_S00_AXI.v:231]
INFO: [Synth 8-6155] done synthesizing module 'multiply_v1_0_S00_AXI' (0#1) [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiply_v1_0' (0#1) [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiply_multiply_0_0' (0#1) [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ip/multiply_multiply_0_0/synth/multiply_multiply_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0_S00_AXI.v:404]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_reg was removed.  [/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.gen/sources_1/bd/multiply/ipshared/3d34/hdl/multiply_v1_0_S00_AXI.v:405]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module multiply_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module multiply_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module multiply_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module multiply_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module multiply_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module multiply_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3006.477 ; gain = 0.000 ; free physical = 4059 ; free virtual = 9963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3006.477 ; gain = 0.000 ; free physical = 4058 ; free virtual = 9963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3006.477 ; gain = 0.000 ; free physical = 4058 ; free virtual = 9963
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3006.477 ; gain = 0.000 ; free physical = 4035 ; free virtual = 9948
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.406 ; gain = 0.000 ; free physical = 3932 ; free virtual = 9887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.406 ; gain = 0.000 ; free physical = 3905 ; free virtual = 9865
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3967 ; free virtual = 10036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3980 ; free virtual = 10049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3980 ; free virtual = 10049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3976 ; free virtual = 10048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module multiply_multiply_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module multiply_multiply_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module multiply_multiply_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module multiply_multiply_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module multiply_multiply_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module multiply_multiply_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3886 ; free virtual = 9979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3685 ; free virtual = 9797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3685 ; free virtual = 9797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3679 ; free virtual = 9794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    32|
|6     |LUT6 |     4|
|7     |FDRE |   137|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3363 ; free virtual = 9489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3070.406 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9540
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.406 ; gain = 63.930 ; free physical = 3409 ; free virtual = 9540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.406 ; gain = 0.000 ; free physical = 3362 ; free virtual = 9532
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.406 ; gain = 0.000 ; free physical = 3511 ; free virtual = 9692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 404dcfd9
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 3070.406 ; gain = 68.129 ; free physical = 3689 ; free virtual = 9870
INFO: [Common 17-1381] The checkpoint '/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.runs/multiply_multiply_0_0_synth_1/multiply_multiply_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP multiply_multiply_0_0, cache-ID = 9ecf738c7a4d3060
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ugrads/c/cedarmaxwell/Documents/ECEN449/lab3/lab3.runs/multiply_multiply_0_0_synth_1/multiply_multiply_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiply_multiply_0_0_utilization_synth.rpt -pb multiply_multiply_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 09:56:27 2023...
