// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mac_muladd_8s_4s_13ns_13_1_1.h"
#include "myproject_mac_mul_sub_8s_4s_16ns_16_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<64> > x_V;
    sc_out< sc_lv<4> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<4> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<4> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<4> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<4> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mac_muladd_8s_4s_13ns_13_1_1<1,1,8,4,13,13>* myproject_mac_muladd_8s_4s_13ns_13_1_1_U1;
    myproject_mac_mul_sub_8s_4s_16ns_16_1_1<1,1,8,4,16,16>* myproject_mac_mul_sub_8s_4s_16ns_16_1_1_U2;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > x_V_preg;
    sc_signal< sc_lv<64> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > tmp_1_fu_169_p4;
    sc_signal< sc_lv<4> > tmp_1_reg_1150;
    sc_signal< sc_lv<4> > tmp_2_fu_183_p4;
    sc_signal< sc_lv<4> > tmp_2_reg_1158;
    sc_signal< sc_lv<4> > p_Val2_23_fu_225_p4;
    sc_signal< sc_lv<4> > p_Val2_23_reg_1166;
    sc_signal< sc_lv<8> > r_V_26_fu_257_p2;
    sc_signal< sc_lv<8> > r_V_26_reg_1172;
    sc_signal< sc_lv<13> > grp_fu_1133_p3;
    sc_signal< sc_lv<13> > ret_V_2_reg_1177;
    sc_signal< sc_lv<5> > r_V_31_fu_293_p3;
    sc_signal< sc_lv<5> > r_V_31_reg_1182;
    sc_signal< sc_lv<10> > sext_ln1118_10_fu_343_p1;
    sc_signal< sc_lv<10> > sext_ln1118_10_reg_1187;
    sc_signal< sc_lv<17> > ret_V_9_fu_387_p2;
    sc_signal< sc_lv<17> > ret_V_9_reg_1192;
    sc_signal< sc_lv<6> > r_V_9_fu_393_p3;
    sc_signal< sc_lv<6> > r_V_9_reg_1197;
    sc_signal< sc_lv<10> > sext_ln1116_4_fu_401_p1;
    sc_signal< sc_lv<10> > sext_ln1116_4_reg_1202;
    sc_signal< sc_lv<4> > tmp_5_fu_409_p4;
    sc_signal< sc_lv<4> > tmp_5_reg_1207;
    sc_signal< sc_lv<16> > sub_ln1192_4_fu_459_p2;
    sc_signal< sc_lv<16> > sub_ln1192_4_reg_1215;
    sc_signal< sc_lv<8> > r_V_38_fu_464_p2;
    sc_signal< sc_lv<8> > r_V_38_reg_1220;
    sc_signal< sc_lv<4> > trunc_ln708_5_reg_1225;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<4> > trunc_ln1117_fu_165_p1;
    sc_signal< sc_lv<4> > r_V_25_fu_201_p0;
    sc_signal< sc_lv<8> > sext_ln1117_1_fu_179_p1;
    sc_signal< sc_lv<4> > r_V_25_fu_201_p1;
    sc_signal< sc_lv<8> > r_V_25_fu_201_p2;
    sc_signal< sc_lv<12> > rhs_V_fu_207_p3;
    sc_signal< sc_lv<12> > ret_V_fu_215_p2;
    sc_signal< sc_lv<12> > rhs_V_1_fu_239_p3;
    sc_signal< sc_lv<13> > sext_ln728_1_fu_247_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_235_p1;
    sc_signal< sc_lv<4> > r_V_26_fu_257_p0;
    sc_signal< sc_lv<4> > r_V_26_fu_257_p1;
    sc_signal< sc_lv<5> > r_V_32_fu_305_p0;
    sc_signal< sc_lv<4> > r_V_32_fu_305_p1;
    sc_signal< sc_lv<9> > r_V_32_fu_305_p2;
    sc_signal< sc_lv<9> > mul_ln728_1_fu_315_p0;
    sc_signal< sc_lv<4> > mul_ln728_1_fu_315_p1;
    sc_signal< sc_lv<11> > mul_ln728_1_fu_315_p2;
    sc_signal< sc_lv<15> > rhs_V_7_fu_321_p3;
    sc_signal< sc_lv<4> > r_V_10_fu_333_p0;
    sc_signal< sc_lv<8> > sext_ln1118_6_fu_271_p1;
    sc_signal< sc_lv<4> > r_V_10_fu_333_p1;
    sc_signal< sc_lv<4> > tmp_4_fu_283_p4;
    sc_signal< sc_lv<8> > r_V_10_fu_333_p2;
    sc_signal< sc_lv<8> > mul_ln728_2_fu_351_p0;
    sc_signal< sc_lv<4> > mul_ln728_2_fu_351_p1;
    sc_signal< sc_lv<10> > mul_ln728_2_fu_351_p2;
    sc_signal< sc_lv<14> > rhs_V_8_fu_357_p3;
    sc_signal< sc_lv<16> > sext_ln728_9_fu_365_p1;
    sc_signal< sc_lv<16> > sext_ln728_8_fu_329_p1;
    sc_signal< sc_lv<16> > ret_V_8_fu_369_p2;
    sc_signal< sc_lv<17> > rhs_V_9_fu_379_p3;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_375_p1;
    sc_signal< sc_lv<4> > r_V_14_fu_423_p0;
    sc_signal< sc_lv<8> > sext_ln1118_15_fu_419_p1;
    sc_signal< sc_lv<4> > r_V_14_fu_423_p1;
    sc_signal< sc_lv<8> > r_V_14_fu_423_p2;
    sc_signal< sc_lv<4> > r_V_37_fu_441_p0;
    sc_signal< sc_lv<4> > r_V_37_fu_441_p1;
    sc_signal< sc_lv<8> > r_V_37_fu_441_p2;
    sc_signal< sc_lv<12> > rhs_V_14_fu_447_p3;
    sc_signal< sc_lv<16> > grp_fu_1141_p3;
    sc_signal< sc_lv<16> > sext_ln1192_2_fu_455_p1;
    sc_signal< sc_lv<4> > r_V_38_fu_464_p0;
    sc_signal< sc_lv<8> > sext_ln700_fu_221_p1;
    sc_signal< sc_lv<4> > r_V_38_fu_464_p1;
    sc_signal< sc_lv<6> > r_V_39_fu_470_p0;
    sc_signal< sc_lv<4> > r_V_39_fu_470_p1;
    sc_signal< sc_lv<10> > r_V_39_fu_470_p2;
    sc_signal< sc_lv<14> > rhs_V_18_fu_476_p3;
    sc_signal< sc_lv<4> > r_V_40_fu_490_p0;
    sc_signal< sc_lv<4> > r_V_40_fu_490_p1;
    sc_signal< sc_lv<8> > r_V_40_fu_490_p2;
    sc_signal< sc_lv<12> > rhs_V_19_fu_496_p3;
    sc_signal< sc_lv<14> > ret_V_14_fu_484_p2;
    sc_signal< sc_lv<14> > sext_ln728_12_fu_504_p1;
    sc_signal< sc_lv<4> > r_V_41_fu_514_p0;
    sc_signal< sc_lv<4> > r_V_41_fu_514_p1;
    sc_signal< sc_lv<8> > r_V_41_fu_514_p2;
    sc_signal< sc_lv<12> > rhs_V_20_fu_520_p3;
    sc_signal< sc_lv<14> > sext_ln728_13_fu_528_p1;
    sc_signal< sc_lv<14> > ret_V_15_fu_508_p2;
    sc_signal< sc_lv<14> > ret_V_16_fu_532_p2;
    sc_signal< sc_lv<13> > rhs_V_21_fu_542_p3;
    sc_signal< sc_lv<15> > sext_ln728_14_fu_550_p1;
    sc_signal< sc_lv<15> > sext_ln703_8_fu_538_p1;
    sc_signal< sc_lv<15> > ret_V_17_fu_554_p2;
    sc_signal< sc_lv<14> > rhs_V_22_fu_564_p3;
    sc_signal< sc_lv<16> > sext_ln703_9_fu_560_p1;
    sc_signal< sc_lv<16> > sext_ln728_15_fu_572_p1;
    sc_signal< sc_lv<14> > rhs_V_23_fu_582_p3;
    sc_signal< sc_lv<16> > ret_V_18_fu_576_p2;
    sc_signal< sc_lv<16> > sext_ln1192_6_fu_590_p1;
    sc_signal< sc_lv<16> > sub_ln1192_6_fu_594_p2;
    sc_signal< sc_lv<12> > rhs_V_2_fu_625_p3;
    sc_signal< sc_lv<14> > sext_ln728_2_fu_632_p1;
    sc_signal< sc_lv<14> > sext_ln703_2_fu_622_p1;
    sc_signal< sc_lv<6> > r_V_42_fu_642_p3;
    sc_signal< sc_lv<7> > sext_ln1118_1_fu_649_p1;
    sc_signal< sc_lv<7> > sext_ln700_2_fu_619_p1;
    sc_signal< sc_lv<7> > r_V_fu_653_p2;
    sc_signal< sc_lv<7> > mul_ln728_fu_663_p0;
    sc_signal< sc_lv<4> > mul_ln728_fu_663_p1;
    sc_signal< sc_lv<14> > ret_V_3_fu_636_p2;
    sc_signal< sc_lv<10> > mul_ln728_fu_663_p2;
    sc_signal< sc_lv<14> > rhs_V_3_fu_673_p3;
    sc_signal< sc_lv<15> > sext_ln703_3_fu_669_p1;
    sc_signal< sc_lv<15> > sext_ln728_4_fu_681_p1;
    sc_signal< sc_lv<7> > shl_ln1118_1_fu_691_p3;
    sc_signal< sc_lv<8> > sext_ln1118_2_fu_698_p1;
    sc_signal< sc_lv<15> > ret_V_4_fu_685_p2;
    sc_signal< sc_lv<8> > r_V_28_fu_702_p2;
    sc_signal< sc_lv<16> > rhs_V_4_fu_712_p3;
    sc_signal< sc_lv<16> > sext_ln703_4_fu_708_p1;
    sc_signal< sc_lv<5> > r_V_3_fu_726_p3;
    sc_signal< sc_lv<5> > r_V_29_fu_737_p0;
    sc_signal< sc_lv<4> > r_V_29_fu_737_p1;
    sc_signal< sc_lv<9> > r_V_29_fu_737_p2;
    sc_signal< sc_lv<13> > rhs_V_5_fu_743_p3;
    sc_signal< sc_lv<16> > sext_ln728_5_fu_751_p1;
    sc_signal< sc_lv<16> > ret_V_5_fu_720_p2;
    sc_signal< sc_lv<7> > shl_ln1118_3_fu_761_p3;
    sc_signal< sc_lv<8> > sext_ln1118_3_fu_768_p1;
    sc_signal< sc_lv<8> > r_V_30_fu_772_p2;
    sc_signal< sc_lv<16> > ret_V_6_fu_755_p2;
    sc_signal< sc_lv<16> > rhs_V_6_fu_778_p3;
    sc_signal< sc_lv<16> > sub_ln1192_fu_786_p2;
    sc_signal< sc_lv<16> > ret_V_7_fu_792_p2;
    sc_signal< sc_lv<6> > r_V_33_fu_818_p0;
    sc_signal< sc_lv<4> > r_V_33_fu_818_p1;
    sc_signal< sc_lv<10> > r_V_33_fu_818_p2;
    sc_signal< sc_lv<18> > rhs_V_10_fu_826_p3;
    sc_signal< sc_lv<18> > sext_ln703_6_fu_823_p1;
    sc_signal< sc_lv<7> > sext_ln1118_12_fu_815_p1;
    sc_signal< sc_lv<7> > sext_ln1118_4_fu_809_p1;
    sc_signal< sc_lv<7> > r_V_34_fu_840_p2;
    sc_signal< sc_lv<7> > mul_ln728_3_fu_850_p0;
    sc_signal< sc_lv<4> > mul_ln728_3_fu_850_p1;
    sc_signal< sc_lv<18> > ret_V_10_fu_834_p2;
    sc_signal< sc_lv<10> > mul_ln728_3_fu_850_p2;
    sc_signal< sc_lv<18> > rhs_V_11_fu_859_p3;
    sc_signal< sc_lv<19> > sext_ln703_7_fu_855_p1;
    sc_signal< sc_lv<19> > sext_ln728_11_fu_867_p1;
    sc_signal< sc_lv<7> > shl_ln1118_6_fu_877_p3;
    sc_signal< sc_lv<8> > sext_ln1118_14_fu_884_p1;
    sc_signal< sc_lv<8> > sext_ln1118_8_fu_812_p1;
    sc_signal< sc_lv<19> > ret_V_11_fu_871_p2;
    sc_signal< sc_lv<8> > r_V_35_fu_888_p2;
    sc_signal< sc_lv<20> > sext_ln1192_fu_894_p1;
    sc_signal< sc_lv<20> > rhs_V_12_fu_898_p3;
    sc_signal< sc_lv<20> > sub_ln1192_2_fu_906_p2;
    sc_signal< sc_lv<20> > ret_V_12_fu_912_p2;
    sc_signal< sc_lv<12> > rhs_V_15_fu_929_p3;
    sc_signal< sc_lv<16> > sext_ln1192_3_fu_936_p1;
    sc_signal< sc_lv<6> > r_V_43_fu_948_p3;
    sc_signal< sc_lv<7> > sext_ln1118_18_fu_955_p1;
    sc_signal< sc_lv<7> > sext_ln1118_17_fu_945_p1;
    sc_signal< sc_lv<7> > r_V_18_fu_959_p2;
    sc_signal< sc_lv<7> > mul_ln728_4_fu_972_p0;
    sc_signal< sc_lv<4> > mul_ln728_4_fu_972_p1;
    sc_signal< sc_lv<10> > sext_ln1118_19_fu_965_p1;
    sc_signal< sc_lv<10> > mul_ln728_4_fu_972_p2;
    sc_signal< sc_lv<14> > rhs_V_16_fu_978_p3;
    sc_signal< sc_lv<16> > add_ln1192_fu_940_p2;
    sc_signal< sc_lv<16> > sext_ln1192_4_fu_986_p1;
    sc_signal< sc_lv<6> > sext_ln1118_21_fu_996_p1;
    sc_signal< sc_lv<6> > sub_ln728_fu_999_p2;
    sc_signal< sc_lv<14> > rhs_V_17_fu_1005_p3;
    sc_signal< sc_lv<16> > sext_ln1192_5_fu_1013_p1;
    sc_signal< sc_lv<16> > sub_ln1192_5_fu_990_p2;
    sc_signal< sc_lv<16> > add_ln1192_1_fu_1017_p2;
    sc_signal< sc_lv<16> > ret_V_13_fu_1023_p2;
    sc_signal< sc_lv<19> > lhs_V_fu_1046_p3;
    sc_signal< sc_lv<7> > r_V_44_fu_1054_p2;
    sc_signal< sc_lv<19> > rhs_V_24_fu_1064_p3;
    sc_signal< sc_lv<20> > sext_ln703_10_fu_1060_p1;
    sc_signal< sc_lv<20> > sext_ln728_16_fu_1072_p1;
    sc_signal< sc_lv<7> > r_V_24_fu_1082_p2;
    sc_signal< sc_lv<7> > mul_ln728_5_fu_1092_p0;
    sc_signal< sc_lv<4> > mul_ln728_5_fu_1092_p1;
    sc_signal< sc_lv<10> > mul_ln728_5_fu_1092_p2;
    sc_signal< sc_lv<18> > rhs_V_25_fu_1098_p3;
    sc_signal< sc_lv<20> > ret_V_19_fu_1076_p2;
    sc_signal< sc_lv<20> > sext_ln1192_7_fu_1106_p1;
    sc_signal< sc_lv<20> > sub_ln1192_7_fu_1110_p2;
    sc_signal< sc_lv<20> > ret_V_20_fu_1116_p2;
    sc_signal< sc_lv<13> > grp_fu_1133_p2;
    sc_signal< sc_lv<16> > grp_fu_1141_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<16> ap_const_lv16_5000;
    static const sc_lv<20> ap_const_lv20_30000;
    static const sc_lv<16> ap_const_lv16_B000;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<20> ap_const_lv20_90000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_1017_p2();
    void thread_add_ln1192_fu_940_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1133_p2();
    void thread_grp_fu_1141_p2();
    void thread_lhs_V_fu_1046_p3();
    void thread_mul_ln728_1_fu_315_p0();
    void thread_mul_ln728_1_fu_315_p1();
    void thread_mul_ln728_1_fu_315_p2();
    void thread_mul_ln728_2_fu_351_p0();
    void thread_mul_ln728_2_fu_351_p1();
    void thread_mul_ln728_2_fu_351_p2();
    void thread_mul_ln728_3_fu_850_p0();
    void thread_mul_ln728_3_fu_850_p1();
    void thread_mul_ln728_3_fu_850_p2();
    void thread_mul_ln728_4_fu_972_p0();
    void thread_mul_ln728_4_fu_972_p1();
    void thread_mul_ln728_4_fu_972_p2();
    void thread_mul_ln728_5_fu_1092_p0();
    void thread_mul_ln728_5_fu_1092_p1();
    void thread_mul_ln728_5_fu_1092_p2();
    void thread_mul_ln728_fu_663_p0();
    void thread_mul_ln728_fu_663_p1();
    void thread_mul_ln728_fu_663_p2();
    void thread_p_Val2_23_fu_225_p4();
    void thread_r_V_10_fu_333_p0();
    void thread_r_V_10_fu_333_p1();
    void thread_r_V_10_fu_333_p2();
    void thread_r_V_14_fu_423_p0();
    void thread_r_V_14_fu_423_p1();
    void thread_r_V_14_fu_423_p2();
    void thread_r_V_18_fu_959_p2();
    void thread_r_V_24_fu_1082_p2();
    void thread_r_V_25_fu_201_p0();
    void thread_r_V_25_fu_201_p1();
    void thread_r_V_25_fu_201_p2();
    void thread_r_V_26_fu_257_p0();
    void thread_r_V_26_fu_257_p1();
    void thread_r_V_26_fu_257_p2();
    void thread_r_V_28_fu_702_p2();
    void thread_r_V_29_fu_737_p0();
    void thread_r_V_29_fu_737_p1();
    void thread_r_V_29_fu_737_p2();
    void thread_r_V_30_fu_772_p2();
    void thread_r_V_31_fu_293_p3();
    void thread_r_V_32_fu_305_p0();
    void thread_r_V_32_fu_305_p1();
    void thread_r_V_32_fu_305_p2();
    void thread_r_V_33_fu_818_p0();
    void thread_r_V_33_fu_818_p1();
    void thread_r_V_33_fu_818_p2();
    void thread_r_V_34_fu_840_p2();
    void thread_r_V_35_fu_888_p2();
    void thread_r_V_37_fu_441_p0();
    void thread_r_V_37_fu_441_p1();
    void thread_r_V_37_fu_441_p2();
    void thread_r_V_38_fu_464_p0();
    void thread_r_V_38_fu_464_p1();
    void thread_r_V_38_fu_464_p2();
    void thread_r_V_39_fu_470_p0();
    void thread_r_V_39_fu_470_p1();
    void thread_r_V_39_fu_470_p2();
    void thread_r_V_3_fu_726_p3();
    void thread_r_V_40_fu_490_p0();
    void thread_r_V_40_fu_490_p1();
    void thread_r_V_40_fu_490_p2();
    void thread_r_V_41_fu_514_p0();
    void thread_r_V_41_fu_514_p1();
    void thread_r_V_41_fu_514_p2();
    void thread_r_V_42_fu_642_p3();
    void thread_r_V_43_fu_948_p3();
    void thread_r_V_44_fu_1054_p2();
    void thread_r_V_9_fu_393_p3();
    void thread_r_V_fu_653_p2();
    void thread_ret_V_10_fu_834_p2();
    void thread_ret_V_11_fu_871_p2();
    void thread_ret_V_12_fu_912_p2();
    void thread_ret_V_13_fu_1023_p2();
    void thread_ret_V_14_fu_484_p2();
    void thread_ret_V_15_fu_508_p2();
    void thread_ret_V_16_fu_532_p2();
    void thread_ret_V_17_fu_554_p2();
    void thread_ret_V_18_fu_576_p2();
    void thread_ret_V_19_fu_1076_p2();
    void thread_ret_V_20_fu_1116_p2();
    void thread_ret_V_3_fu_636_p2();
    void thread_ret_V_4_fu_685_p2();
    void thread_ret_V_5_fu_720_p2();
    void thread_ret_V_6_fu_755_p2();
    void thread_ret_V_7_fu_792_p2();
    void thread_ret_V_8_fu_369_p2();
    void thread_ret_V_9_fu_387_p2();
    void thread_ret_V_fu_215_p2();
    void thread_rhs_V_10_fu_826_p3();
    void thread_rhs_V_11_fu_859_p3();
    void thread_rhs_V_12_fu_898_p3();
    void thread_rhs_V_14_fu_447_p3();
    void thread_rhs_V_15_fu_929_p3();
    void thread_rhs_V_16_fu_978_p3();
    void thread_rhs_V_17_fu_1005_p3();
    void thread_rhs_V_18_fu_476_p3();
    void thread_rhs_V_19_fu_496_p3();
    void thread_rhs_V_1_fu_239_p3();
    void thread_rhs_V_20_fu_520_p3();
    void thread_rhs_V_21_fu_542_p3();
    void thread_rhs_V_22_fu_564_p3();
    void thread_rhs_V_23_fu_582_p3();
    void thread_rhs_V_24_fu_1064_p3();
    void thread_rhs_V_25_fu_1098_p3();
    void thread_rhs_V_2_fu_625_p3();
    void thread_rhs_V_3_fu_673_p3();
    void thread_rhs_V_4_fu_712_p3();
    void thread_rhs_V_5_fu_743_p3();
    void thread_rhs_V_6_fu_778_p3();
    void thread_rhs_V_7_fu_321_p3();
    void thread_rhs_V_8_fu_357_p3();
    void thread_rhs_V_9_fu_379_p3();
    void thread_rhs_V_fu_207_p3();
    void thread_sext_ln1116_4_fu_401_p1();
    void thread_sext_ln1117_1_fu_179_p1();
    void thread_sext_ln1118_10_fu_343_p1();
    void thread_sext_ln1118_12_fu_815_p1();
    void thread_sext_ln1118_14_fu_884_p1();
    void thread_sext_ln1118_15_fu_419_p1();
    void thread_sext_ln1118_17_fu_945_p1();
    void thread_sext_ln1118_18_fu_955_p1();
    void thread_sext_ln1118_19_fu_965_p1();
    void thread_sext_ln1118_1_fu_649_p1();
    void thread_sext_ln1118_21_fu_996_p1();
    void thread_sext_ln1118_2_fu_698_p1();
    void thread_sext_ln1118_3_fu_768_p1();
    void thread_sext_ln1118_4_fu_809_p1();
    void thread_sext_ln1118_6_fu_271_p1();
    void thread_sext_ln1118_8_fu_812_p1();
    void thread_sext_ln1192_2_fu_455_p1();
    void thread_sext_ln1192_3_fu_936_p1();
    void thread_sext_ln1192_4_fu_986_p1();
    void thread_sext_ln1192_5_fu_1013_p1();
    void thread_sext_ln1192_6_fu_590_p1();
    void thread_sext_ln1192_7_fu_1106_p1();
    void thread_sext_ln1192_fu_894_p1();
    void thread_sext_ln700_2_fu_619_p1();
    void thread_sext_ln700_fu_221_p1();
    void thread_sext_ln703_10_fu_1060_p1();
    void thread_sext_ln703_2_fu_622_p1();
    void thread_sext_ln703_3_fu_669_p1();
    void thread_sext_ln703_4_fu_708_p1();
    void thread_sext_ln703_5_fu_375_p1();
    void thread_sext_ln703_6_fu_823_p1();
    void thread_sext_ln703_7_fu_855_p1();
    void thread_sext_ln703_8_fu_538_p1();
    void thread_sext_ln703_9_fu_560_p1();
    void thread_sext_ln703_fu_235_p1();
    void thread_sext_ln728_11_fu_867_p1();
    void thread_sext_ln728_12_fu_504_p1();
    void thread_sext_ln728_13_fu_528_p1();
    void thread_sext_ln728_14_fu_550_p1();
    void thread_sext_ln728_15_fu_572_p1();
    void thread_sext_ln728_16_fu_1072_p1();
    void thread_sext_ln728_1_fu_247_p1();
    void thread_sext_ln728_2_fu_632_p1();
    void thread_sext_ln728_4_fu_681_p1();
    void thread_sext_ln728_5_fu_751_p1();
    void thread_sext_ln728_8_fu_329_p1();
    void thread_sext_ln728_9_fu_365_p1();
    void thread_shl_ln1118_1_fu_691_p3();
    void thread_shl_ln1118_3_fu_761_p3();
    void thread_shl_ln1118_6_fu_877_p3();
    void thread_sub_ln1192_2_fu_906_p2();
    void thread_sub_ln1192_4_fu_459_p2();
    void thread_sub_ln1192_5_fu_990_p2();
    void thread_sub_ln1192_6_fu_594_p2();
    void thread_sub_ln1192_7_fu_1110_p2();
    void thread_sub_ln1192_fu_786_p2();
    void thread_sub_ln728_fu_999_p2();
    void thread_tmp_1_fu_169_p4();
    void thread_tmp_2_fu_183_p4();
    void thread_tmp_4_fu_283_p4();
    void thread_tmp_5_fu_409_p4();
    void thread_trunc_ln1117_fu_165_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
