
*** Running vivado
    with args -log system_axi_master_pl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_master_pl_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jun 27 11:31:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_axi_master_pl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 479.820 ; gain = 149.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/resource/xilinx_com_hls_axi_master_pl_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_master_pl_0_0
Command: synth_design -top system_axi_master_pl_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10648
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.098 ; gain = 467.930
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'data_valid', assumed default net type 'wire' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:2075]
INFO: [Synth 8-6157] synthesizing module 'system_axi_master_pl_0_0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/synth/system_axi_master_pl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl.v:10]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_AXILiteS_s_axi' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_AXILiteS_s_axi_ram' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:300]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_AXILiteS_s_axi_ram' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_AXILiteS_s_axi' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_throttl' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:689]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_throttl' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:689]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_write' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1536]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_reg_slice' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_reg_slice' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_buffer' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_buffer' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized1' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized1' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized2' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized2' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_write' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1536]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_read' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:741]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_buffer__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_buffer__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_reg_slice__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_reg_slice__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_read' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:741]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_master_pl_0_0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/synth/system_axi_master_pl_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1903]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1088]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port RID[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[3] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_user[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[3] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[31] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[30] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[29] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[28] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[27] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[26] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[25] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[24] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[23] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[22] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[21] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[20] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[19] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[18] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[17] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[16] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[15] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[14] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[13] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[12] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[11] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[10] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[9] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[8] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[7] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[6] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[5] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[4] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[3] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[2] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[1] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[0] in module axi_master_pl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.289 ; gain = 599.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.289 ; gain = 599.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.289 ; gain = 599.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1324.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/constraints/axi_master_pl_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/constraints/axi_master_pl_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1384.648 ; gain = 6.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off

*** Running vivado
    with args -log system_axi_master_pl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_master_pl_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jun 27 11:32:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_axi_master_pl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 480.098 ; gain = 149.355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/resource/xilinx_com_hls_axi_master_pl_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_master_pl_0_0
Command: synth_design -top system_axi_master_pl_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1194.582 ; gain = 468.004
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'data_valid', assumed default net type 'wire' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:2075]
INFO: [Synth 8-6157] synthesizing module 'system_axi_master_pl_0_0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/synth/system_axi_master_pl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl.v:10]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_AXILiteS_s_axi' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_AXILiteS_s_axi_ram' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:300]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_AXILiteS_s_axi_ram' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_AXILiteS_s_axi' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_throttl' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:689]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_throttl' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:689]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_write' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1536]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_reg_slice' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_reg_slice' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_buffer' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_buffer' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized1' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized1' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized2' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_fifo__parameterized2' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:399]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_write' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1536]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_read' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:741]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_buffer__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_buffer__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:508]
INFO: [Synth 8-6157] synthesizing module 'axi_master_pl_a_m_axi_reg_slice__parameterized0' [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_reg_slice__parameterized0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi_read' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:741]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl_a_m_axi' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_pl' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_master_pl_0_0' (0#1) [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/synth/system_axi_master_pl_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1903]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ipshared/c4a1/hdl/verilog/axi_master_pl_a_m_axi.v:1088]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port RID[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[3] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_user[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[3] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[31] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[30] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[29] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[28] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[27] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[26] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[25] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[24] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[23] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[22] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[21] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[20] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[19] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[18] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[17] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[16] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[15] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[14] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[13] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[12] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[11] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[10] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[9] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[8] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[7] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[6] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[5] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[4] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[3] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[2] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[1] in module axi_master_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_A_Dout_A[0] in module axi_master_pl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.434 ; gain = 599.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.434 ; gain = 599.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.434 ; gain = 599.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1326.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/constraints/axi_master_pl_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.gen/sources_1/bd/system/ip/system_axi_master_pl_0_0/constraints/axi_master_pl_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1380.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1385.297 ; gain = 4.887
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.297 ; gain = 658.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.297 ; gain = 658.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.297 ; gain = 658.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'axi_master_pl_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'axi_master_pl_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_master_pl_a_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_master_pl_a_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "axi_master_pl_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'axi_master_pl_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'axi_master_pl_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_master_pl_a_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_master_pl_a_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1385.297 ; gain = 658.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 65    
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               96 Bit	(3 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 20    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   3 Input   18 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 39    
	   3 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RID[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[3] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[2] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[1] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_user[0] in module axi_master_pl_a_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[3] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[2] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[1] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_user[0] in module axi_master_pl_a_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module axi_master_pl_a_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module axi_master_pl_a_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst/axi_master_pl_AXILiteS_s_axi_U/int_CONTREG/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (axi_master_pl_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module axi_master_pl.
WARNING: [Synth 8-3332] Sequential element (axi_master_pl_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module axi_master_pl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1386.312 ; gain = 659.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | axi_master_pl_AXILiteS_s_axi_U/int_CONTREG/gen_write[1].mem_reg | 3 x 32(READ_FIRST)     | W | R | 3 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | axi_master_pl_a_m_axi_U/bus_write/buff_wdata/mem_reg            | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | axi_master_pl_a_m_axi_U/bus_read/buff_rdata/mem_reg             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1513.879 ; gain = 787.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 847.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | axi_master_pl_AXILiteS_s_axi_U/int_CONTREG/gen_write[1].mem_reg | 3 x 32(READ_FIRST)     | W | R | 3 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | axi_master_pl_a_m_axi_U/bus_write/buff_wdata/mem_reg            | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | axi_master_pl_a_m_axi_U/bus_read/buff_rdata/mem_reg             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/axi_master_pl_AXILiteS_s_axi_U/int_CONTREG/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/axi_master_pl_AXILiteS_s_axi_U/int_CONTREG/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/axi_master_pl_a_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1583.848 ; gain = 857.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1761.359 ; gain = 1034.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1761.359 ; gain = 1034.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1761.359 ; gain = 1034.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1761.359 ; gain = 1034.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1763.328 ; gain = 1036.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1763.328 ; gain = 1036.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    59|
|2     |LUT1     |    23|
|3     |LUT2     |   130|
|4     |LUT3     |   313|
|5     |LUT4     |   183|
|6     |LUT5     |   147|
|7     |LUT6     |   156|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |     1|
|10    |SRL16E   |    68|
|11    |FDRE     |  1345|
|12    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1763.328 ; gain = 1036.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1763.328 ; gain = 977.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1763.328 ; gain = 1036.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1772.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53c35f7b
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1776.102 ; gain = 1277.043
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1776.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/system_axi_master_pl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_master_pl_0_0, cache-ID = 5d209463b723a1fb
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1776.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/lab1/MicroPhase-Z7-Lite-Board/examples/idec/lab3/edt_zc702/edt_zc702.runs/system_axi_master_pl_0_0_synth_1/system_axi_master_pl_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_master_pl_0_0_utilization_synth.rpt -pb system_axi_master_pl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 11:33:45 2025...
