
*** Running xst
    with args -ifn "ALU.xst" -ofn "ALU.srp" -intstyle ise

Reading design: ALU.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:/Lab Arqui/Practica2/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "F:/Lab Arqui/Practica2/ALU.vhd".
    Found 32-bit adder for signal <C[31]_D[31]_add_6_OUT> created at line 64.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT<31:0>> created at line 88.
    Found 32-bit 8-to-1 multiplexer for signal <RESULT> created at line 46.
    Found 32-bit comparator greater for signal <C[31]_D[31]_LessThan_13_o> created at line 96
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 11

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 11.390ns

=========================================================================
