Determining the location of the ModelSim executable...

Using: D:/FPGA/Intel_FPGA/Quartus/Intel_Quartus_Prime_Lite_21.1/modelsim/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim --format=verilog --write_settings_files=off 7seg-decoder -c top --vector_source="D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/Waveform1.vwf" --testbench_file="D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Mar 12 02:20:51 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim --format=verilog --write_settings_files=off 7seg-decoder -c top --vector_source=D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/Waveform1.vwf --testbench_file=D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/Waveform1.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim --format=verilog --output_directory="D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/" 7seg-decoder -c top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Mar 12 02:20:54 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim --format=verilog --output_directory=D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/ 7seg-decoder -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file top.vo in folder "D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4643 megabytes
    Info: Processing ended: Sat Mar 12 02:20:54 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/7seg-decoder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/FPGA/Intel_FPGA/Quartus/Intel_Quartus_Prime_Lite_21.1/modelsim/modelsim_ase/win32aloem/vsim -c -do 7seg-decoder.do

Reading pref.tcl


# 2020.1


# do 7seg-decoder.do

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 02:20:56 on Mar 12,2022

# vlog -work work top.vo 

# -- Compiling module top

# -- Compiling module hard_block

# 

# Top level modules:
# 	top

# End time: 02:20:56 on Mar 12,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 02:20:56 on Mar 12,2022

# vlog -work work Waveform1.vwf.vt 

# -- Compiling module top_vlg_vec_tst

# 

# Top level modules:
# 	top_vlg_vec_tst

# End time: 02:20:56 on Mar 12,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 02:20:56 on Mar 12,2022
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb

# after#24

# ** Note: $finish    : Waveform1.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /top_vlg_vec_tst

# End time: 02:20:57 on Mar 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/Waveform1.vwf...

Reading D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/7seg-decoder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/FPGA/Intel_FPGA/MIPT/DREC-fpga/tasks/task1-decoder/simulation/qsim/7seg-decoder_20220312022057.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.