 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : acc
Version: J-2014.09-SP1
Date   : Fri Apr 27 15:36:16 2018
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

  Startpoint: R_enable_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_enable_reg/clocked_on (**SEQGEN**)                    0.00       0.00 r
  R_enable_reg/Q (**SEQGEN**)                             0.00       0.00 r
  C276/Z (GTECH_AND2)                                     0.00       0.00 r
  C263/Z_0 (*SELECT_OP_2.32_2.1_32)                       0.00       0.00 r
  data_out_reg[0]/next_state (**SEQGEN**)                 0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  data_out_reg[0]/clocked_on (**SEQGEN**)                 0.00      10.00 r
  library setup time                                      0.00      10.00
  data required time                                                10.00
  --------------------------------------------------------------------------
  data required time                                                10.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                       10.00


1
