/* Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36" *)
module random_pulse_generator(clock0, ce, rst, q);
  wire \$abc$1154$abc$588$li0_li0 ;
  wire \$abc$1154$abc$593$li00_li00 ;
  wire \$abc$1154$abc$593$li02_li02 ;
  wire \$abc$1154$abc$593$li04_li04 ;
  wire \$abc$1154$abc$593$li09_li09 ;
  wire \$abc$1154$abc$593$li12_li12 ;
  wire \$abc$1154$abc$593$li15_li15 ;
  wire \$abc$1154$abc$593$li21_li21 ;
  wire \$abc$1154$abc$593$li24_li24 ;
  wire \$abc$1154$abc$593$li28_li28 ;
  wire \$abc$1154$abc$593$li29_li29 ;
  wire \$abc$1154$abc$593$lo00 ;
  wire \$abc$1154$abc$593$lo02 ;
  wire \$abc$1154$abc$593$lo04 ;
  wire \$abc$1154$abc$593$lo08 ;
  wire \$abc$1154$abc$593$lo09 ;
  wire \$abc$1154$abc$593$lo11 ;
  wire \$abc$1154$abc$593$lo12 ;
  wire \$abc$1154$abc$593$lo14 ;
  wire \$abc$1154$abc$593$lo15 ;
  wire \$abc$1154$abc$593$lo17 ;
  wire \$abc$1154$abc$593$lo19 ;
  wire \$abc$1154$abc$593$lo23 ;
  wire \$abc$1154$abc$593$lo28 ;
  wire \$abc$1154$abc$593$lo29 ;
  wire \$abc$1154$abc$593$lo31 ;
  wire \$abc$1154$new_new_n32__ ;
  wire \$abc$1154$new_new_n33__ ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.62-80.64" *)
  wire \$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ;
  wire \$abc$593$li06_li06 ;
  wire \$abc$593$li08_li08 ;
  wire \$abc$593$li11_li11 ;
  wire \$abc$593$li14_li14 ;
  wire \$abc$593$li17_li17 ;
  wire \$abc$593$li19_li19 ;
  wire \$abc$593$li23_li23 ;
  wire \$abc$593$li26_li26 ;
  wire \$abc$593$li31_li31 ;
  wire \$abc$593$lo06 ;
  wire \$abc$593$lo21 ;
  wire \$abc$593$lo24 ;
  wire \$abc$593$lo26 ;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36" *)
  input ce;
  wire ce;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36" *)
  output q;
  wire q;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/random_pulse_generator/./random_pulse_generator.v:36" *)
  input rst;
  wire rst;
  \$lut  #(
    .LUT(32'h00000001),
    .WIDTH(32'h00000005)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1155  (
    .A({ \$abc$1154$abc$593$lo00 , q, \$abc$1154$abc$593$lo02 , \$abc$1154$abc$593$li02_li02 , \$abc$1154$abc$593$li04_li04  }),
    .Y(\$abc$1154$abc$588$li0_li0 )
  );
  \$lut  #(
    .LUT(64'h9669699669969669),
    .WIDTH(32'h00000006)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1156  (
    .A({ \$abc$1154$abc$593$lo17 , \$abc$1154$abc$593$li21_li21 , \$abc$1154$abc$593$lo19 , \$abc$1154$abc$593$lo04 , \$abc$1154$abc$593$lo09 , \$abc$1154$abc$593$lo31  }),
    .Y(\$abc$1154$new_new_n32__ )
  );
  \$lut  #(
    .LUT(64'h9669699669969669),
    .WIDTH(32'h00000006)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1157  (
    .A({ \$abc$1154$abc$593$li04_li04 , \$abc$1154$abc$593$lo02 , \$abc$1154$abc$593$lo11 , \$abc$1154$abc$593$lo14 , \$abc$1154$abc$593$lo23 , \$abc$1154$abc$593$lo12  }),
    .Y(\$abc$1154$new_new_n33__ )
  );
  \$lut  #(
    .LUT(64'h9669699669969669),
    .WIDTH(32'h00000006)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1158  (
    .A({ \$abc$1154$new_new_n33__ , \$abc$1154$new_new_n32__ , \$abc$1154$abc$593$lo29 , \$abc$1154$abc$593$lo15 , \$abc$1154$abc$593$li28_li28 , \$abc$1154$abc$593$lo28  }),
    .Y(\$abc$1154$abc$593$li00_li00 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1159  (
    .A(rst),
    .Y(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1160  (
    .A(\$abc$1154$abc$593$lo14 ),
    .Y(\$abc$1154$abc$593$li15_li15 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1161  (
    .A(\$abc$1154$abc$593$lo23 ),
    .Y(\$abc$1154$abc$593$li24_li24 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1162  (
    .A(\$abc$1154$abc$593$lo28 ),
    .Y(\$abc$1154$abc$593$li29_li29 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1163  (
    .A(\$abc$1154$abc$593$lo08 ),
    .Y(\$abc$1154$abc$593$li09_li09 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$1154$auto$blifparse.cc:515:parse_blif$1164  (
    .A(\$abc$1154$abc$593$lo11 ),
    .Y(\$abc$1154$abc$593$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$588$auto$blifparse.cc:362:parse_blif$589  (
    .C(clock0),
    .D(\$abc$1154$abc$588$li0_li0 ),
    .E(ce),
    .Q(q),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$594  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li00_li00 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo00 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$595  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo00 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$li02_li02 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$596  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li02_li02 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo02 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$597  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo02 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$li04_li04 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$598  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li04_li04 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo04 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$599  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo04 ),
    .E(ce),
    .Q(\$abc$593$li06_li06 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$600  (
    .C(clock0),
    .D(\$abc$593$li06_li06 ),
    .E(ce),
    .Q(\$abc$593$lo06 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$601  (
    .C(clock0),
    .D(\$abc$593$lo06 ),
    .E(ce),
    .Q(\$abc$593$li08_li08 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$602  (
    .C(clock0),
    .D(\$abc$593$li08_li08 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo08 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$603  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li09_li09 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo09 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$604  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo09 ),
    .E(ce),
    .Q(\$abc$593$li11_li11 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$605  (
    .C(clock0),
    .D(\$abc$593$li11_li11 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo11 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$606  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li12_li12 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo12 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$607  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo12 ),
    .E(ce),
    .Q(\$abc$593$li14_li14 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$608  (
    .C(clock0),
    .D(\$abc$593$li14_li14 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo14 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$609  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li15_li15 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo15 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$610  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo15 ),
    .E(ce),
    .Q(\$abc$593$li17_li17 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$611  (
    .C(clock0),
    .D(\$abc$593$li17_li17 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo17 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$612  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo17 ),
    .E(ce),
    .Q(\$abc$593$li19_li19 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$613  (
    .C(clock0),
    .D(\$abc$593$li19_li19 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo19 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$614  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo19 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$li21_li21 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$615  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li21_li21 ),
    .E(ce),
    .Q(\$abc$593$lo21 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$616  (
    .C(clock0),
    .D(\$abc$593$lo21 ),
    .E(ce),
    .Q(\$abc$593$li23_li23 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$617  (
    .C(clock0),
    .D(\$abc$593$li23_li23 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo23 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$618  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li24_li24 ),
    .E(ce),
    .Q(\$abc$593$lo24 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$619  (
    .C(clock0),
    .D(\$abc$593$lo24 ),
    .E(ce),
    .Q(\$abc$593$li26_li26 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$620  (
    .C(clock0),
    .D(\$abc$593$li26_li26 ),
    .E(ce),
    .Q(\$abc$593$lo26 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$621  (
    .C(clock0),
    .D(\$abc$593$lo26 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$li28_li28 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$622  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li28_li28 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo28 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$623  (
    .C(clock0),
    .D(\$abc$1154$abc$593$li29_li29 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo29 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:117.12-117.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$624  (
    .C(clock0),
    .D(\$abc$1154$abc$593$lo29 ),
    .E(ce),
    .Q(\$abc$593$li31_li31 ),
    .R(1'h1),
    .S(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$593$auto$blifparse.cc:362:parse_blif$625  (
    .C(clock0),
    .D(\$abc$593$li31_li31 ),
    .E(ce),
    .Q(\$abc$1154$abc$593$lo31 ),
    .R(\$abc$1154$techmap$techmap1089$abc$593$auto$blifparse.cc:362:parse_blif$623.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$770_Y ),
    .S(1'h1)
  );
endmodule
