
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.19    0.00    0.72 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    0.84 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.15    0.00    0.84 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.10    0.09    0.93 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.10    0.00    0.93 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    0.72 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    0.87 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    0.87 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.10    0.97 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.13    0.00    0.97 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.97   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.71    0.71 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    0.71 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.23    0.23    0.94 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.23    0.00    0.94 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.01 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.10    0.00    1.01 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    0.93 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.10    1.03 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.14    0.00    1.03 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    0.93 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.11    1.04 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.12    0.00    1.04 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.32    0.00    0.81 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    0.97 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.18    0.00    0.97 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.11    0.09    1.07 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.11    0.00    1.07 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.21    0.19    0.97 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.21    0.00    0.97 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.11    1.08 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.13    0.00    1.08 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.35    0.00    0.82 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.19    0.17    1.00 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.19    0.00    1.00 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.12    0.09    1.09 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.12    0.00    1.09 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.35    0.00    0.82 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.23    0.21    1.03 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.23    0.00    1.03 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.10 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.10    0.00    1.10 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.39    0.00    0.85 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    1.04 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.20    0.00    1.04 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.12    0.09    1.13 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.12    0.00    1.13 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    0.98 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.18    0.00    0.98 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.16    0.14    1.12 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.16    0.00    1.12 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.39    0.00    0.85 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.24    0.00    1.07 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.10    0.00    1.14 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.39    0.00    0.85 v _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.24    0.00    1.07 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.10    0.00    1.14 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.40    0.85    0.85 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.40    0.00    0.85 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.24    0.00    1.07 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.10    0.00    1.14 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.40    0.86    0.86 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.40    0.00    0.86 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.25    0.28    1.14 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.25    0.00    1.14 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.20 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.10    0.00    1.20 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.35    0.00    0.82 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.36    0.29    1.11 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.36    0.00    1.11 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.10    1.21 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.15    0.00    1.21 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.35    1.13 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00    1.13 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.35 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.10    0.00    1.35 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.35    1.14 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00    1.14 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.35 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.10    0.00    1.35 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.31    0.80    0.80 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.31    0.00    0.80 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02    0.66    0.42    1.22 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _130_ (net)
                  0.66    0.00    1.22 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.15    1.37 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.12    0.00    1.37 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.36    1.17 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00    1.17 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.39 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.10    0.00    1.39 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.10    0.65    0.65 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.10    0.00    0.65 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.04    0.45    0.45    1.10 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.45    0.00    1.10 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.29    1.38 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.26    0.00    1.38 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.45 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.10    0.00    1.45 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.45   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    0.88 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.20    0.00    0.88 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16    1.04 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.19    0.00    1.04 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33    1.37 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.11    0.00    1.37 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.59 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.10    0.00    1.59 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    0.99 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    0.99 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.16 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.21    0.00    1.16 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.49 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00    1.49 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.71 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.10    0.00    1.71 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.22    0.19    1.00 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.22    0.00    1.00 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.16    1.16 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.20    0.00    1.16 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.49 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.11    0.00    1.49 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.71 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.10    0.00    1.71 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.23    0.19    1.00 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.23    0.00    1.00 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.16    1.16 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.20    0.00    1.16 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33    1.50 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.11    0.00    1.50 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.72 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.10    0.00    1.72 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.00 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.28    0.00    1.00 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.17 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.21    0.00    1.17 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.51 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.11    0.00    1.51 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.73 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.10    0.00    1.73 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.00 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.28    0.00    1.00 ^ _486_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.18 v _486_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _201_ (net)
                  0.21    0.00    1.18 v _489_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.51 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.11    0.00    1.51 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.73 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.10    0.00    1.73 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.26    0.77    0.77 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.26    0.00    0.77 v _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.26    1.02 ^ _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.35    0.00    1.02 ^ _455_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.20    0.16    1.18 v _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.20    0.00    1.18 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.50    0.51    1.69 v _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.50    0.00    1.69 v _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.32    2.01 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.32    0.00    2.01 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.11    0.07    2.08 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.11    0.00    2.08 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
    29    0.10    0.45    0.23    0.23 ^ clk (in)
                                         clk (net)
                  0.45    0.00    0.23 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.70    0.93 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  1.05    0.00    0.93 v en_comp (out)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 10.68   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.19    0.91 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.26    0.00    0.91 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.48 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  0.88    0.00    1.48 v vref_z_p_o[0] (out)
                                  1.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                 11.23   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.22    1.00 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.26    0.00    1.00 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.57 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  0.88    0.00    1.57 v vref_z_p_o[5] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.22    1.00 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.26    0.00    1.00 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.57 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  0.88    0.00    1.57 v vref_z_p_o[7] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.26    0.00    1.04 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.60 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  0.88    0.00    1.60 v vref_z_p_o[4] (out)
                                  1.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _365_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.26    0.00    1.04 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.61 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  0.88    0.00    1.61 v vref_z_p_o[8] (out)
                                  1.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.26    0.00    1.04 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.61 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  0.88    0.00    1.61 v vref_z_p_o[6] (out)
                                  1.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.20    0.00    0.96 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    1.11    0.67    1.63 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  1.11    0.00    1.63 v vref_z_p_o[2] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.23    0.95 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.32    0.00    0.95 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.63 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.14    0.00    1.63 v vss_p_o[0] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[2] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[0] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[4] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.19    1.00 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.21    0.00    1.00 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    1.11    0.67    1.67 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  1.11    0.00    1.67 v vref_z_p_o[3] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[3] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[6] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[5] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    0.93 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    0.91    0.76    1.68 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  0.91    0.00    1.68 v vss_n_o[10] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    0.93 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.86    0.76    1.68 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  0.86    0.00    1.68 v data[5] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.03    0.70    1.69 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  1.03    0.00    1.69 v vss_p_o[10] (out)
                                  1.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.08    0.72    1.71 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.08    0.00    1.71 v vref_z_p_o[10] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.33    0.00    1.03 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.71 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.14    0.00    1.71 v vss_p_o[3] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.33    0.00    1.03 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.71 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.14    0.00    1.71 v vss_p_o[2] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.33    0.00    1.03 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.14    0.00    1.72 v vss_p_o[1] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.33    0.00    1.03 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.14    0.00    1.72 v vss_p_o[5] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.33    0.00    1.03 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.14    0.00    1.72 v vss_p_o[8] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.45    1.01    1.01 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.45    0.00    1.01 ^ _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.74 v _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  0.93    0.00    1.74 v vss_n_o[9] (out)
                                  1.74   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 11.49   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.02    1.02 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.46    0.00    1.02 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  0.93    0.00    1.75 v vss_n_o[1] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.06 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.33    0.00    1.06 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.14    0.00    1.75 v vss_p_o[4] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.47    0.00    1.02 ^ _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  0.93    0.00    1.75 v vss_n_o[0] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.47    0.00    1.02 ^ _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  0.93    0.00    1.75 v vss_n_o[4] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.33    0.00    1.07 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.14    0.00    1.75 v vss_p_o[7] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.47    0.00    1.02 ^ _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  0.93    0.00    1.75 v vss_n_o[7] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.33    0.00    1.07 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.14    0.00    1.75 v vss_p_o[6] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.33    0.00    1.07 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.76 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.14    0.00    1.76 v vss_p_o[9] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.02    1.02 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.46    0.00    1.02 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.91    0.74    1.76 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  0.91    0.00    1.76 v vss_n_o[2] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.20    0.00    0.96 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.36    0.80    1.76 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.36    0.00    1.76 v vref_z_p_o[9] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.45    1.01    1.01 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.45    0.00    1.01 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.75    1.76 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  0.88    0.00    1.76 v data[4] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.20    0.00    0.96 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.36    0.80    1.76 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.36    0.00    1.76 v vref_z_p_o[1] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.53    1.06    1.06 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.53    0.00    1.06 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.77 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  1.05    0.00    1.77 v vcm_o[0] (out)
                                  1.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.47    0.00    1.02 ^ _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.75    1.77 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  0.88    0.00    1.77 v data[2] (out)
                                  1.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.54    0.00    1.06 ^ _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.80 v _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  0.93    0.00    1.80 v vss_n_o[6] (out)
                                  1.80   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.54    0.00    1.06 ^ _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.81 v _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  0.93    0.00    1.81 v vss_n_o[5] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.54    0.00    1.06 ^ _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.81 v _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  0.93    0.00    1.81 v vss_n_o[8] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.57    1.08    1.08 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.57    0.00    1.08 ^ _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  1.05    0.00    1.81 v vcm_o[4] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.08    1.08 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[6] (net)
                  0.58    0.00    1.08 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  1.05    0.00    1.81 v vcm_o[5] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.08    1.08 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.58    0.00    1.08 ^ _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  1.05    0.00    1.81 v vcm_o[10] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.09    1.09 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[9] (net)
                  0.58    0.00    1.09 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.73    1.81 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  1.05    0.00    1.81 v vcm_o[8] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.53    1.06    1.06 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.53    0.00    1.06 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.91    0.76    1.81 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  0.91    0.00    1.81 v vss_n_o[3] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    0.88 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.20    0.00    0.88 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.14    0.11    0.99 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.14    0.00    0.99 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.46    0.83    1.82 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  1.46    0.00    1.82 ^ data[0] (out)
                                  1.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                 11.57   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.54    0.00    1.06 ^ _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.76    1.83 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  0.88    0.00    1.83 v data[1] (out)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.54    0.00    1.06 ^ _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.76    1.83 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  0.88    0.00    1.83 v data[3] (out)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.65    1.13    1.13 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.65    0.00    1.13 ^ _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.74    1.87 v _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  1.05    0.00    1.87 v vcm_o[7] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.65    1.13    1.13 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.65    0.00    1.13 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.74    1.87 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  1.05    0.00    1.87 v vcm_o[6] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.26    0.77    0.77 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.26    0.00    0.77 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.72    0.46    1.23 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.72    0.00    1.23 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.91    0.65    1.87 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  0.91    0.00    1.87 v en_vcm_sw_o (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.66    1.13    1.13 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.66    0.00    1.13 ^ _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.74    1.87 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  1.06    0.00    1.87 v vcm_o[9] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.04    1.04 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.04 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.07    1.32    0.84    1.88 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  1.32    0.00    1.88 v sample_o (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.67    1.14    1.14 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.67    0.00    1.14 ^ _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.74    1.88 v _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  1.06    0.00    1.88 v vcm_o[1] (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.35    0.00    0.82 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.28    1.10 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.35    0.00    1.10 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.10    1.20 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.14    0.00    1.20 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.08    0.84    0.69    1.90 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.84    0.00    1.90 v clk_data (out)
                                  1.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    0.72 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    0.87 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    0.87 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.11    0.22    1.08 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.11    0.00    1.08 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    1.93 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  1.34    0.00    1.93 ^ vref_z_n_o[10] (out)
                                  1.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.21    0.18    0.99 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.21    0.00    0.99 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.21    1.20 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.11    0.00    1.20 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.05 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  1.34    0.00    2.05 ^ vref_z_n_o[8] (out)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.27    0.00    0.99 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.11    0.00    1.21 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[1] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    0.99 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    0.99 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.11    0.00    1.21 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[7] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00    1.21 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[9] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.14    0.82    0.82 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    0.82 ^ _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.04    0.74    0.53    1.36 ^ _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.74    0.00    1.36 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.76    2.11 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  1.06    0.00    2.11 v vcm_o[2] (out)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.71    0.71 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    0.71 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02    0.28    0.48    1.19 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.28    0.00    1.19 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.11    0.33    1.52 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.11    0.00    1.52 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.63    2.16 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  0.75    0.00    2.16 v offset_cal_cycle (out)
                                  2.16   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 11.91   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    0.99    0.99 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    0.99 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.36    0.28    1.28 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.36    0.00    1.28 v _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.15    0.94    2.21 v _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.15    0.00    2.21 v vcm_dummy_o (out)
                                  2.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                 11.96   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    0.99    0.99 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    0.99 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.36    0.28    1.28 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.36    0.00    1.28 v _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.25    0.23    1.51 ^ _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.25    0.00    1.51 ^ _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.76    0.55    2.06 ^ _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.76    0.00    2.06 ^ _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.08    0.78    2.85 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  1.08    0.00    2.85 v vcm_o[3] (out)
                                  2.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                 12.60   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     3    0.01    0.13    0.06   10.06 v en_offset_cal (in)
                                         en_offset_cal (net)
                  0.13    0.00   10.06 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.10    0.24   10.30 v _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.10    0.00   10.30 v _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.63   10.93 v _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  0.75    0.00   10.93 v en_offset_cal_o (out)
                                 10.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                 20.68   slack (MET)



worst slack corner Typical: 0.5309
