
centos-preinstalled/sg_rbuf:     file format elf32-littlearm


Disassembly of section .init:

00010a8c <_init@@Base>:
   10a8c:	push	{r3, lr}
   10a90:	bl	1174c <sg_chk_n_print3@plt+0xb38>
   10a94:	pop	{r3, pc}

Disassembly of section .plt:

00010a98 <raise@plt-0x14>:
   10a98:	push	{lr}		; (str lr, [sp, #-4]!)
   10a9c:	ldr	lr, [pc, #4]	; 10aa8 <_init@@Base+0x1c>
   10aa0:	add	lr, pc, lr
   10aa4:	ldr	pc, [lr, #8]!
   10aa8:	andeq	r3, r1, r8, asr r5

00010aac <raise@plt>:
   10aac:	add	ip, pc, #0, 12
   10ab0:	add	ip, ip, #77824	; 0x13000
   10ab4:	ldr	pc, [ip, #1368]!	; 0x558

00010ab8 <free@plt>:
   10ab8:	add	ip, pc, #0, 12
   10abc:	add	ip, ip, #77824	; 0x13000
   10ac0:	ldr	pc, [ip, #1360]!	; 0x550

00010ac4 <mmap64@plt>:
   10ac4:	add	ip, pc, #0, 12
   10ac8:	add	ip, ip, #77824	; 0x13000
   10acc:	ldr	pc, [ip, #1352]!	; 0x548

00010ad0 <__stack_chk_fail@plt>:
   10ad0:	add	ip, pc, #0, 12
   10ad4:	add	ip, ip, #77824	; 0x13000
   10ad8:	ldr	pc, [ip, #1344]!	; 0x540

00010adc <sysconf@plt>:
   10adc:	add	ip, pc, #0, 12
   10ae0:	add	ip, ip, #77824	; 0x13000
   10ae4:	ldr	pc, [ip, #1336]!	; 0x538

00010ae8 <perror@plt>:
   10ae8:	add	ip, pc, #0, 12
   10aec:	add	ip, ip, #77824	; 0x13000
   10af0:	ldr	pc, [ip, #1328]!	; 0x530

00010af4 <fwrite@plt>:
   10af4:	add	ip, pc, #0, 12
   10af8:	add	ip, ip, #77824	; 0x13000
   10afc:	ldr	pc, [ip, #1320]!	; 0x528

00010b00 <ioctl@plt>:
   10b00:	add	ip, pc, #0, 12
   10b04:	add	ip, ip, #77824	; 0x13000
   10b08:	ldr	pc, [ip, #1312]!	; 0x520

00010b0c <gettimeofday@plt>:
   10b0c:	add	ip, pc, #0, 12
   10b10:	add	ip, ip, #77824	; 0x13000
   10b14:	ldr	pc, [ip, #1304]!	; 0x518

00010b18 <open64@plt>:
   10b18:	add	ip, pc, #0, 12
   10b1c:	add	ip, ip, #77824	; 0x13000
   10b20:	ldr	pc, [ip, #1296]!	; 0x510

00010b24 <getenv@plt>:
   10b24:	add	ip, pc, #0, 12
   10b28:	add	ip, ip, #77824	; 0x13000
   10b2c:	ldr	pc, [ip, #1288]!	; 0x508

00010b30 <puts@plt>:
   10b30:	add	ip, pc, #0, 12
   10b34:	add	ip, ip, #77824	; 0x13000
   10b38:	ldr	pc, [ip, #1280]!	; 0x500

00010b3c <malloc@plt>:
   10b3c:	add	ip, pc, #0, 12
   10b40:	add	ip, ip, #77824	; 0x13000
   10b44:	ldr	pc, [ip, #1272]!	; 0x4f8

00010b48 <__libc_start_main@plt>:
   10b48:	add	ip, pc, #0, 12
   10b4c:	add	ip, ip, #77824	; 0x13000
   10b50:	ldr	pc, [ip, #1264]!	; 0x4f0

00010b54 <__gmon_start__@plt>:
   10b54:	add	ip, pc, #0, 12
   10b58:	add	ip, ip, #77824	; 0x13000
   10b5c:	ldr	pc, [ip, #1256]!	; 0x4e8

00010b60 <getopt_long@plt>:
   10b60:	add	ip, pc, #0, 12
   10b64:	add	ip, ip, #77824	; 0x13000
   10b68:	ldr	pc, [ip, #1248]!	; 0x4e0

00010b6c <strlen@plt>:
   10b6c:	add	ip, pc, #0, 12
   10b70:	add	ip, ip, #77824	; 0x13000
   10b74:	ldr	pc, [ip, #1240]!	; 0x4d8

00010b78 <sg_err_category3@plt>:
   10b78:	add	ip, pc, #0, 12
   10b7c:	add	ip, ip, #77824	; 0x13000
   10b80:	ldr	pc, [ip, #1232]!	; 0x4d0

00010b84 <__errno_location@plt>:
   10b84:	add	ip, pc, #0, 12
   10b88:	add	ip, ip, #77824	; 0x13000
   10b8c:	ldr	pc, [ip, #1224]!	; 0x4c8

00010b90 <memset@plt>:
   10b90:	add	ip, pc, #0, 12
   10b94:	add	ip, ip, #77824	; 0x13000
   10b98:	ldr	pc, [ip, #1216]!	; 0x4c0

00010b9c <putchar@plt>:
   10b9c:	add	ip, pc, #0, 12
   10ba0:	add	ip, ip, #77824	; 0x13000
   10ba4:	ldr	pc, [ip, #1208]!	; 0x4b8

00010ba8 <__printf_chk@plt>:
   10ba8:	add	ip, pc, #0, 12
   10bac:	add	ip, ip, #77824	; 0x13000
   10bb0:	ldr	pc, [ip, #1200]!	; 0x4b0

00010bb4 <sg_get_llnum@plt>:
   10bb4:	add	ip, pc, #0, 12
   10bb8:	add	ip, ip, #77824	; 0x13000
   10bbc:	ldr	pc, [ip, #1192]!	; 0x4a8

00010bc0 <__fprintf_chk@plt>:
   10bc0:	add	ip, pc, #0, 12
   10bc4:	add	ip, ip, #77824	; 0x13000
   10bc8:	ldr	pc, [ip, #1184]!	; 0x4a0

00010bcc <fputc@plt>:
   10bcc:	add	ip, pc, #0, 12
   10bd0:	add	ip, ip, #77824	; 0x13000
   10bd4:	ldr	pc, [ip, #1176]!	; 0x498

00010bd8 <sscanf@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #77824	; 0x13000
   10be0:	ldr	pc, [ip, #1168]!	; 0x490

00010be4 <sg_get_num@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #77824	; 0x13000
   10bec:	ldr	pc, [ip, #1160]!	; 0x488

00010bf0 <strncmp@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #77824	; 0x13000
   10bf8:	ldr	pc, [ip, #1152]!	; 0x480

00010bfc <abort@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #77824	; 0x13000
   10c04:	ldr	pc, [ip, #1144]!	; 0x478

00010c08 <close@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #77824	; 0x13000
   10c10:	ldr	pc, [ip, #1136]!	; 0x470

00010c14 <sg_chk_n_print3@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #77824	; 0x13000
   10c1c:	ldr	pc, [ip, #1128]!	; 0x468

Disassembly of section .text:

00010c20 <.text>:
   10c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c24:	vpush	{d8}
   10c28:	movw	r4, #16720	; 0x4150
   10c2c:	movt	r4, #2
   10c30:	sub	sp, sp, #260	; 0x104
   10c34:	mov	r8, r0
   10c38:	mov	r0, #30
   10c3c:	ldr	r3, [r4]
   10c40:	mov	r7, r1
   10c44:	mov	r6, #0
   10c48:	str	r3, [sp, #252]	; 0xfc
   10c4c:	bl	10adc <sysconf@plt>
   10c50:	str	r6, [sp, #88]	; 0x58
   10c54:	str	r6, [sp, #92]	; 0x5c
   10c58:	str	r6, [sp, #96]	; 0x60
   10c5c:	str	r6, [sp, #100]	; 0x64
   10c60:	str	r6, [sp, #104]	; 0x68
   10c64:	str	r6, [sp, #108]	; 0x6c
   10c68:	str	r6, [sp, #112]	; 0x70
   10c6c:	str	r6, [sp, #116]	; 0x74
   10c70:	str	r6, [sp, #120]	; 0x78
   10c74:	str	r6, [sp, #124]	; 0x7c
   10c78:	str	r6, [sp, #128]	; 0x80
   10c7c:	str	r6, [sp, #132]	; 0x84
   10c80:	str	r6, [sp, #136]	; 0x88
   10c84:	str	r6, [sp, #140]	; 0x8c
   10c88:	mov	r5, r0
   10c8c:	movw	r0, #13084	; 0x331c
   10c90:	movt	r0, #1
   10c94:	bl	10b24 <getenv@plt>
   10c98:	mov	r1, r8
   10c9c:	mov	r2, r7
   10ca0:	cmp	r0, r6
   10ca4:	add	r0, sp, #88	; 0x58
   10ca8:	beq	10ea8 <sg_chk_n_print3@plt+0x294>
   10cac:	str	r6, [sp, #136]	; 0x88
   10cb0:	bl	11c7c <sg_chk_n_print3@plt+0x1068>
   10cb4:	cmp	r0, r6
   10cb8:	bne	10e68 <sg_chk_n_print3@plt+0x254>
   10cbc:	ldr	r3, [sp, #136]	; 0x88
   10cc0:	cmp	r3, r6
   10cc4:	bne	10e50 <sg_chk_n_print3@plt+0x23c>
   10cc8:	ldr	r7, [sp, #96]	; 0x60
   10ccc:	cmp	r7, #0
   10cd0:	bne	10e38 <sg_chk_n_print3@plt+0x224>
   10cd4:	ldr	r3, [sp, #128]	; 0x80
   10cd8:	cmp	r3, #0
   10cdc:	bne	111ec <sg_chk_n_print3@plt+0x5d8>
   10ce0:	ldr	r0, [sp, #132]	; 0x84
   10ce4:	cmp	r0, #0
   10ce8:	beq	113c0 <sg_chk_n_print3@plt+0x7ac>
   10cec:	ldrd	r2, [sp, #112]	; 0x70
   10cf0:	mov	r1, #2048	; 0x800
   10cf4:	ldr	r8, [sp, #88]	; 0x58
   10cf8:	strd	r2, [sp, #16]
   10cfc:	cmp	r2, #1
   10d00:	sbcs	r3, r3, #0
   10d04:	movlt	r2, #209715200	; 0xc800000
   10d08:	movlt	r3, #0
   10d0c:	strdlt	r2, [sp, #16]
   10d10:	bl	10b18 <open64@plt>
   10d14:	subs	sl, r0, #0
   10d18:	blt	10e94 <sg_chk_n_print3@plt+0x280>
   10d1c:	ldr	r3, [sp, #100]	; 0x64
   10d20:	mov	r0, #512	; 0x200
   10d24:	cmp	r3, #0
   10d28:	movne	r3, #0
   10d2c:	strne	r3, [sp, #92]	; 0x5c
   10d30:	strne	r3, [sp, #104]	; 0x68
   10d34:	bl	10b3c <malloc@plt>
   10d38:	subs	r6, r0, #0
   10d3c:	beq	1127c <sg_chk_n_print3@plt+0x668>
   10d40:	add	r9, sp, #208	; 0xd0
   10d44:	mov	fp, #10
   10d48:	mov	r2, fp
   10d4c:	mov	r1, #0
   10d50:	mov	r0, r9
   10d54:	mov	r7, #4
   10d58:	bl	10b90 <memset@plt>
   10d5c:	mov	r1, #0
   10d60:	mov	r2, #64	; 0x40
   10d64:	add	r0, sp, #144	; 0x90
   10d68:	mov	r3, #60	; 0x3c
   10d6c:	strb	r7, [sp, #216]	; 0xd8
   10d70:	strb	r3, [sp, #208]	; 0xd0
   10d74:	mov	r3, #3
   10d78:	strb	r3, [sp, #209]	; 0xd1
   10d7c:	bl	10b90 <memset@plt>
   10d80:	ldr	r3, [sp, #124]	; 0x7c
   10d84:	mov	r1, #83	; 0x53
   10d88:	mvn	r2, #2
   10d8c:	add	ip, sp, #220	; 0xdc
   10d90:	cmp	r3, #0
   10d94:	strb	fp, [sp, #152]	; 0x98
   10d98:	mov	r3, #32
   10d9c:	str	r7, [sp, #156]	; 0x9c
   10da0:	strb	r3, [sp, #153]	; 0x99
   10da4:	movw	r3, #60000	; 0xea60
   10da8:	str	r9, [sp, #164]	; 0xa4
   10dac:	str	r6, [sp, #160]	; 0xa0
   10db0:	str	r1, [sp, #144]	; 0x90
   10db4:	str	r2, [sp, #148]	; 0x94
   10db8:	str	ip, [sp, #168]	; 0xa8
   10dbc:	str	r3, [sp, #172]	; 0xac
   10dc0:	bne	112ac <sg_chk_n_print3@plt+0x698>
   10dc4:	mov	r0, sl
   10dc8:	movw	r1, #8837	; 0x2285
   10dcc:	add	r2, sp, #144	; 0x90
   10dd0:	bl	10b00 <ioctl@plt>
   10dd4:	cmp	r0, #0
   10dd8:	blt	113a4 <sg_chk_n_print3@plt+0x790>
   10ddc:	ldr	r3, [sp, #124]	; 0x7c
   10de0:	cmp	r3, #2
   10de4:	bgt	11324 <sg_chk_n_print3@plt+0x710>
   10de8:	add	r0, sp, #144	; 0x90
   10dec:	bl	10b78 <sg_err_category3@plt>
   10df0:	subs	r7, r0, #0
   10df4:	beq	10ef8 <sg_chk_n_print3@plt+0x2e4>
   10df8:	cmp	r7, #21
   10dfc:	ldr	r2, [sp, #124]	; 0x7c
   10e00:	beq	10edc <sg_chk_n_print3@plt+0x2c8>
   10e04:	cmp	r2, #1
   10e08:	add	r1, sp, #144	; 0x90
   10e0c:	movw	r0, #13340	; 0x341c
   10e10:	movt	r0, #1
   10e14:	movle	r2, #0
   10e18:	movgt	r2, #1
   10e1c:	bl	10c14 <sg_chk_n_print3@plt>
   10e20:	mov	r0, r6
   10e24:	bl	10ab8 <free@plt>
   10e28:	cmp	r7, #0
   10e2c:	bge	10e6c <sg_chk_n_print3@plt+0x258>
   10e30:	mov	r7, #99	; 0x63
   10e34:	b	10e6c <sg_chk_n_print3@plt+0x258>
   10e38:	ldr	r7, [sp, #136]	; 0x88
   10e3c:	cmp	r7, #0
   10e40:	beq	10e8c <sg_chk_n_print3@plt+0x278>
   10e44:	bl	11844 <sg_chk_n_print3@plt+0xc30>
   10e48:	mov	r7, #0
   10e4c:	b	10e6c <sg_chk_n_print3@plt+0x258>
   10e50:	add	r0, sp, #88	; 0x58
   10e54:	mov	r1, r8
   10e58:	mov	r2, r7
   10e5c:	bl	11940 <sg_chk_n_print3@plt+0xd2c>
   10e60:	cmp	r0, #0
   10e64:	beq	10cc8 <sg_chk_n_print3@plt+0xb4>
   10e68:	mov	r7, #1
   10e6c:	ldr	r2, [sp, #252]	; 0xfc
   10e70:	mov	r0, r7
   10e74:	ldr	r3, [r4]
   10e78:	cmp	r2, r3
   10e7c:	bne	11644 <sg_chk_n_print3@plt+0xa30>
   10e80:	add	sp, sp, #260	; 0x104
   10e84:	vpop	{d8}
   10e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e8c:	bl	1189c <sg_chk_n_print3@plt+0xc88>
   10e90:	b	10e6c <sg_chk_n_print3@plt+0x258>
   10e94:	movw	r0, #13168	; 0x3370
   10e98:	movt	r0, #1
   10e9c:	bl	10ae8 <perror@plt>
   10ea0:	mov	r7, #15
   10ea4:	b	10e6c <sg_chk_n_print3@plt+0x258>
   10ea8:	mov	r3, #1
   10eac:	str	r3, [sp, #136]	; 0x88
   10eb0:	bl	11940 <sg_chk_n_print3@plt+0xd2c>
   10eb4:	cmp	r0, #0
   10eb8:	bne	10e68 <sg_chk_n_print3@plt+0x254>
   10ebc:	ldr	r3, [sp, #136]	; 0x88
   10ec0:	cmp	r3, #0
   10ec4:	bne	10cc8 <sg_chk_n_print3@plt+0xb4>
   10ec8:	add	r0, sp, #88	; 0x58
   10ecc:	mov	r1, r8
   10ed0:	mov	r2, r7
   10ed4:	bl	11c7c <sg_chk_n_print3@plt+0x1068>
   10ed8:	b	10e60 <sg_chk_n_print3@plt+0x24c>
   10edc:	cmp	r2, #1
   10ee0:	movw	r0, #13304	; 0x33f8
   10ee4:	add	r1, sp, #144	; 0x90
   10ee8:	movt	r0, #1
   10eec:	movle	r2, #0
   10ef0:	movgt	r2, #1
   10ef4:	bl	10c14 <sg_chk_n_print3@plt>
   10ef8:	ldrb	r7, [r6, #2]
   10efc:	bic	r8, r8, r8, asr #31
   10f00:	ldrb	r3, [r6, #1]
   10f04:	movw	r1, #13372	; 0x343c
   10f08:	ldrb	r2, [r6, #3]
   10f0c:	movt	r1, #1
   10f10:	lsl	r7, r7, #8
   10f14:	mov	r0, #1
   10f18:	orr	r7, r7, r3, lsl #16
   10f1c:	ldrb	r3, [r6]
   10f20:	orr	r7, r7, r2
   10f24:	mov	r2, r7
   10f28:	bl	10ba8 <__printf_chk@plt>
   10f2c:	cmp	r8, #0
   10f30:	beq	11214 <sg_chk_n_print3@plt+0x600>
   10f34:	cmp	r8, r7
   10f38:	bgt	11414 <sg_chk_n_print3@plt+0x800>
   10f3c:	mov	r0, r6
   10f40:	bl	10ab8 <free@plt>
   10f44:	ldr	r3, [sp, #92]	; 0x5c
   10f48:	cmp	r3, #0
   10f4c:	bne	10fa4 <sg_chk_n_print3@plt+0x390>
   10f50:	ldr	r3, [sp, #100]	; 0x64
   10f54:	str	r8, [sp, #68]	; 0x44
   10f58:	cmp	r3, #0
   10f5c:	beq	10f8c <sg_chk_n_print3@plt+0x378>
   10f60:	mov	r0, r8
   10f64:	mov	r1, r5
   10f68:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   10f6c:	cmp	r1, #0
   10f70:	beq	10f8c <sg_chk_n_print3@plt+0x378>
   10f74:	mov	r0, r8
   10f78:	mov	r1, r5
   10f7c:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   10f80:	add	r0, r0, #1
   10f84:	mul	r3, r5, r0
   10f88:	str	r3, [sp, #68]	; 0x44
   10f8c:	mov	r0, sl
   10f90:	movw	r1, #8821	; 0x2275
   10f94:	add	r2, sp, #68	; 0x44
   10f98:	bl	10b00 <ioctl@plt>
   10f9c:	cmp	r0, #0
   10fa0:	blt	115d0 <sg_chk_n_print3@plt+0x9bc>
   10fa4:	ldr	r3, [sp, #100]	; 0x64
   10fa8:	cmp	r3, #0
   10fac:	bne	11348 <sg_chk_n_print3@plt+0x734>
   10fb0:	ldr	r3, [sp, #92]	; 0x5c
   10fb4:	cmp	r3, #0
   10fb8:	beq	116c4 <sg_chk_n_print3@plt+0xab0>
   10fbc:	add	r0, r8, r5
   10fc0:	bl	10b3c <malloc@plt>
   10fc4:	cmp	r0, #0
   10fc8:	str	r0, [sp, #48]	; 0x30
   10fcc:	beq	116dc <sg_chk_n_print3@plt+0xac8>
   10fd0:	ldr	ip, [sp, #48]	; 0x30
   10fd4:	sub	r3, r5, #1
   10fd8:	rsb	r5, r5, #0
   10fdc:	add	r3, ip, r3
   10fe0:	and	r5, r3, r5
   10fe4:	str	r5, [sp, #44]	; 0x2c
   10fe8:	asr	r3, r8, #31
   10fec:	mov	r2, r8
   10ff0:	ldrd	r0, [sp, #16]
   10ff4:	strd	r2, [sp, #56]	; 0x38
   10ff8:	bl	12218 <sg_chk_n_print3@plt+0x1604>
   10ffc:	ldr	r3, [sp, #120]	; 0x78
   11000:	cmp	r3, #0
   11004:	str	r0, [sp, #52]	; 0x34
   11008:	str	r0, [sp, #32]
   1100c:	bne	113f8 <sg_chk_n_print3@plt+0x7e4>
   11010:	mov	r3, #0
   11014:	movw	r6, #16732	; 0x415c
   11018:	movt	r6, #2
   1101c:	mov	r5, r3
   11020:	ubfx	ip, r8, #16, #8
   11024:	str	r3, [sp, #28]
   11028:	str	ip, [sp, #36]	; 0x24
   1102c:	ubfx	ip, r8, #8, #8
   11030:	str	r3, [sp, #68]	; 0x44
   11034:	str	ip, [sp, #40]	; 0x28
   11038:	ldr	ip, [sp, #32]
   1103c:	cmp	ip, r5
   11040:	bls	11448 <sg_chk_n_print3@plt+0x834>
   11044:	mov	r7, #10
   11048:	mov	r1, #0
   1104c:	mov	r2, r7
   11050:	mov	r0, r9
   11054:	bl	10b90 <memset@plt>
   11058:	ldr	ip, [sp, #36]	; 0x24
   1105c:	mov	r1, #0
   11060:	mov	r2, #64	; 0x40
   11064:	add	r0, sp, #144	; 0x90
   11068:	mov	r3, #60	; 0x3c
   1106c:	strb	ip, [sp, #214]	; 0xd6
   11070:	ldr	ip, [sp, #40]	; 0x28
   11074:	strb	r3, [sp, #208]	; 0xd0
   11078:	mov	r3, #2
   1107c:	strb	r8, [sp, #216]	; 0xd8
   11080:	strb	r3, [sp, #209]	; 0xd1
   11084:	strb	ip, [sp, #215]	; 0xd7
   11088:	bl	10b90 <memset@plt>
   1108c:	ldr	r1, [sp, #100]	; 0x64
   11090:	mov	r3, #83	; 0x53
   11094:	mov	r2, #32
   11098:	str	r3, [sp, #144]	; 0x90
   1109c:	cmp	r1, #0
   110a0:	mvn	r3, #2
   110a4:	strb	r7, [sp, #152]	; 0x98
   110a8:	str	r8, [sp, #156]	; 0x9c
   110ac:	strb	r2, [sp, #153]	; 0x99
   110b0:	str	r3, [sp, #148]	; 0x94
   110b4:	bne	1121c <sg_chk_n_print3@plt+0x608>
   110b8:	ldr	r3, [sp, #92]	; 0x5c
   110bc:	add	lr, sp, #220	; 0xdc
   110c0:	ldr	ip, [sp, #44]	; 0x2c
   110c4:	movw	r1, #20000	; 0x4e20
   110c8:	cmp	r3, #0
   110cc:	str	r9, [sp, #164]	; 0xa4
   110d0:	str	lr, [sp, #168]	; 0xa8
   110d4:	movne	r3, #1
   110d8:	str	ip, [sp, #160]	; 0xa0
   110dc:	str	r1, [sp, #172]	; 0xac
   110e0:	str	r5, [sp, #180]	; 0xb4
   110e4:	strne	r3, [sp, #176]	; 0xb0
   110e8:	bne	110fc <sg_chk_n_print3@plt+0x4e8>
   110ec:	ldr	r3, [sp, #104]	; 0x68
   110f0:	cmp	r3, #0
   110f4:	movne	r3, #65536	; 0x10000
   110f8:	strne	r3, [sp, #176]	; 0xb0
   110fc:	ldr	r3, [sp, #124]	; 0x7c
   11100:	cmp	r3, #1
   11104:	ble	1115c <sg_chk_n_print3@plt+0x548>
   11108:	movw	r0, #13212	; 0x339c
   1110c:	mov	r1, #1
   11110:	movt	r0, #1
   11114:	mov	r2, #21
   11118:	ldr	r3, [r6]
   1111c:	add	fp, sp, #207	; 0xcf
   11120:	bl	10af4 <fwrite@plt>
   11124:	add	r7, r9, #9
   11128:	ldrb	r3, [fp, #1]!
   1112c:	movw	r2, #13236	; 0x33b4
   11130:	ldr	r0, [r6]
   11134:	movt	r2, #1
   11138:	mov	r1, #1
   1113c:	movw	r5, #16732	; 0x415c
   11140:	bl	10bc0 <__fprintf_chk@plt>
   11144:	cmp	fp, r7
   11148:	movt	r5, #2
   1114c:	bne	11128 <sg_chk_n_print3@plt+0x514>
   11150:	ldr	r1, [r5]
   11154:	mov	r0, #10
   11158:	bl	10bcc <fputc@plt>
   1115c:	mov	r0, sl
   11160:	movw	r1, #8837	; 0x2285
   11164:	add	r2, sp, #144	; 0x90
   11168:	bl	10b00 <ioctl@plt>
   1116c:	cmp	r0, #0
   11170:	blt	11598 <sg_chk_n_print3@plt+0x984>
   11174:	ldr	r3, [sp, #124]	; 0x7c
   11178:	cmp	r3, #2
   1117c:	bgt	11290 <sg_chk_n_print3@plt+0x67c>
   11180:	add	r0, sp, #144	; 0x90
   11184:	bl	10b78 <sg_err_category3@plt>
   11188:	cmp	r0, #0
   1118c:	beq	111b8 <sg_chk_n_print3@plt+0x5a4>
   11190:	cmp	r0, #21
   11194:	bne	11240 <sg_chk_n_print3@plt+0x62c>
   11198:	ldr	r2, [sp, #124]	; 0x7c
   1119c:	movw	r0, #13824	; 0x3600
   111a0:	add	r1, sp, #144	; 0x90
   111a4:	movt	r0, #1
   111a8:	cmp	r2, #1
   111ac:	movle	r2, #0
   111b0:	movgt	r2, #1
   111b4:	bl	10c14 <sg_chk_n_print3@plt>
   111b8:	ldr	r3, [sp, #92]	; 0x5c
   111bc:	cmp	r3, #0
   111c0:	beq	111dc <sg_chk_n_print3@plt+0x5c8>
   111c4:	ldr	r3, [sp, #204]	; 0xcc
   111c8:	ldr	ip, [sp, #28]
   111cc:	and	r3, r3, #6
   111d0:	cmp	r3, #2
   111d4:	movne	ip, #1
   111d8:	str	ip, [sp, #28]
   111dc:	ldr	r5, [sp, #68]	; 0x44
   111e0:	add	r5, r5, #1
   111e4:	str	r5, [sp, #68]	; 0x44
   111e8:	b	11038 <sg_chk_n_print3@plt+0x424>
   111ec:	movw	r1, #16732	; 0x415c
   111f0:	movt	r1, #2
   111f4:	movw	r2, #13104	; 0x3330
   111f8:	movw	r3, #13124	; 0x3344
   111fc:	ldr	r0, [r1]
   11200:	movt	r2, #1
   11204:	movt	r3, #1
   11208:	mov	r1, #1
   1120c:	bl	10bc0 <__fprintf_chk@plt>
   11210:	b	10e6c <sg_chk_n_print3@plt+0x258>
   11214:	mov	r8, r7
   11218:	b	10f3c <sg_chk_n_print3@plt+0x328>
   1121c:	mov	r3, #4
   11220:	add	lr, sp, #220	; 0xdc
   11224:	movw	r1, #20000	; 0x4e20
   11228:	str	r9, [sp, #164]	; 0xa4
   1122c:	str	lr, [sp, #168]	; 0xa8
   11230:	str	r1, [sp, #172]	; 0xac
   11234:	str	r5, [sp, #180]	; 0xb4
   11238:	str	r3, [sp, #176]	; 0xb0
   1123c:	b	110fc <sg_chk_n_print3@plt+0x4e8>
   11240:	ldr	r2, [sp, #124]	; 0x7c
   11244:	mov	r7, r0
   11248:	add	r1, sp, #144	; 0x90
   1124c:	movw	r0, #13856	; 0x3620
   11250:	cmp	r2, #1
   11254:	movt	r0, #1
   11258:	movle	r2, #0
   1125c:	movgt	r2, #1
   11260:	bl	10c14 <sg_chk_n_print3@plt>
   11264:	ldr	ip, [sp, #48]	; 0x30
   11268:	cmp	ip, #0
   1126c:	beq	10e28 <sg_chk_n_print3@plt+0x214>
   11270:	mov	r0, ip
   11274:	bl	10ab8 <free@plt>
   11278:	b	10e28 <sg_chk_n_print3@plt+0x214>
   1127c:	movw	r0, #13188	; 0x3384
   11280:	movt	r0, #1
   11284:	bl	10b30 <puts@plt>
   11288:	mov	r7, #99	; 0x63
   1128c:	b	10e6c <sg_chk_n_print3@plt+0x258>
   11290:	movw	r2, #13280	; 0x33e0
   11294:	ldr	r0, [r6]
   11298:	movt	r2, #1
   1129c:	mov	r1, #1
   112a0:	ldr	r3, [sp, #200]	; 0xc8
   112a4:	bl	10bc0 <__fprintf_chk@plt>
   112a8:	b	11180 <sg_chk_n_print3@plt+0x56c>
   112ac:	movw	r7, #16732	; 0x415c
   112b0:	movt	r7, #2
   112b4:	mov	r2, #21
   112b8:	movw	r0, #13212	; 0x339c
   112bc:	ldr	r3, [r7]
   112c0:	mov	r1, #1
   112c4:	movt	r0, #1
   112c8:	bl	10af4 <fwrite@plt>
   112cc:	mov	r2, #0
   112d0:	mov	r3, r2
   112d4:	str	r2, [sp, #68]	; 0x44
   112d8:	add	lr, sp, #256	; 0x100
   112dc:	movw	r2, #13236	; 0x33b4
   112e0:	add	r3, lr, r3
   112e4:	movt	r2, #1
   112e8:	ldr	r0, [r7]
   112ec:	mov	r1, #1
   112f0:	ldrb	r3, [r3, #-48]	; 0xffffffd0
   112f4:	bl	10bc0 <__fprintf_chk@plt>
   112f8:	ldr	r3, [sp, #68]	; 0x44
   112fc:	movw	r2, #16732	; 0x415c
   11300:	movt	r2, #2
   11304:	add	r3, r3, #1
   11308:	str	r3, [sp, #68]	; 0x44
   1130c:	cmp	r3, #9
   11310:	bls	112d8 <sg_chk_n_print3@plt+0x6c4>
   11314:	ldr	r1, [r2]
   11318:	mov	r0, #10
   1131c:	bl	10bcc <fputc@plt>
   11320:	b	10dc4 <sg_chk_n_print3@plt+0x1b0>
   11324:	movw	r3, #16732	; 0x415c
   11328:	movt	r3, #2
   1132c:	movw	r2, #13280	; 0x33e0
   11330:	mov	r1, #1
   11334:	ldr	r0, [r3]
   11338:	movt	r2, #1
   1133c:	ldr	r3, [sp, #200]	; 0xc8
   11340:	bl	10bc0 <__fprintf_chk@plt>
   11344:	b	10de8 <sg_chk_n_print3@plt+0x1d4>
   11348:	mov	r2, #1
   1134c:	str	sl, [sp]
   11350:	mov	r3, r2
   11354:	mov	r6, #0
   11358:	mov	r7, #0
   1135c:	mov	r0, #0
   11360:	strd	r6, [sp, #8]
   11364:	mov	r1, r8
   11368:	bl	10ac4 <mmap64@plt>
   1136c:	cmn	r0, #1
   11370:	str	r0, [sp, #44]	; 0x2c
   11374:	movne	ip, #0
   11378:	strne	ip, [sp, #48]	; 0x30
   1137c:	bne	10fe8 <sg_chk_n_print3@plt+0x3d4>
   11380:	bl	10b84 <__errno_location@plt>
   11384:	ldr	r3, [r0]
   11388:	cmp	r3, #12
   1138c:	beq	11648 <sg_chk_n_print3@plt+0xa34>
   11390:	movw	r0, #13680	; 0x3570
   11394:	movt	r0, #1
   11398:	bl	10ae8 <perror@plt>
   1139c:	mov	r7, #99	; 0x63
   113a0:	b	10e6c <sg_chk_n_print3@plt+0x258>
   113a4:	movw	r0, #13244	; 0x33bc
   113a8:	movt	r0, #1
   113ac:	bl	10ae8 <perror@plt>
   113b0:	mov	r0, r6
   113b4:	bl	10ab8 <free@plt>
   113b8:	mov	r7, #99	; 0x63
   113bc:	b	10e6c <sg_chk_n_print3@plt+0x258>
   113c0:	movw	r3, #16732	; 0x415c
   113c4:	movt	r3, #2
   113c8:	movw	r0, #13140	; 0x3354
   113cc:	mov	r1, #1
   113d0:	ldr	r3, [r3]
   113d4:	movt	r0, #1
   113d8:	mov	r2, #25
   113dc:	bl	10af4 <fwrite@plt>
   113e0:	ldr	r3, [sp, #136]	; 0x88
   113e4:	cmp	r3, #0
   113e8:	beq	1143c <sg_chk_n_print3@plt+0x828>
   113ec:	bl	11844 <sg_chk_n_print3@plt+0xc30>
   113f0:	mov	r7, #1
   113f4:	b	10e6c <sg_chk_n_print3@plt+0x258>
   113f8:	mov	r3, #0
   113fc:	add	r0, sp, #72	; 0x48
   11400:	mov	r1, r3
   11404:	str	r3, [sp, #72]	; 0x48
   11408:	str	r3, [sp, #76]	; 0x4c
   1140c:	bl	10b0c <gettimeofday@plt>
   11410:	b	11010 <sg_chk_n_print3@plt+0x3fc>
   11414:	mov	r3, r7
   11418:	mov	r2, r8
   1141c:	movw	r1, #13436	; 0x347c
   11420:	mov	r0, #1
   11424:	movt	r1, #1
   11428:	mov	r7, #97	; 0x61
   1142c:	bl	10ba8 <__printf_chk@plt>
   11430:	mov	r0, r6
   11434:	bl	10ab8 <free@plt>
   11438:	b	10e6c <sg_chk_n_print3@plt+0x258>
   1143c:	bl	1189c <sg_chk_n_print3@plt+0xc88>
   11440:	mov	r7, #1
   11444:	b	10e6c <sg_chk_n_print3@plt+0x258>
   11448:	ldr	r3, [sp, #120]	; 0x78
   1144c:	cmp	r3, #0
   11450:	beq	11504 <sg_chk_n_print3@plt+0x8f0>
   11454:	ldr	r3, [sp, #72]	; 0x48
   11458:	cmp	r3, #0
   1145c:	bne	1146c <sg_chk_n_print3@plt+0x858>
   11460:	ldr	r3, [sp, #76]	; 0x4c
   11464:	cmp	r3, #0
   11468:	beq	11504 <sg_chk_n_print3@plt+0x8f0>
   1146c:	mov	r1, #0
   11470:	add	r0, sp, #80	; 0x50
   11474:	bl	10b0c <gettimeofday@plt>
   11478:	ldr	r3, [sp, #76]	; 0x4c
   1147c:	ldr	ip, [sp, #84]	; 0x54
   11480:	vldr	d7, [pc, #616]	; 116f0 <sg_chk_n_print3@plt+0xadc>
   11484:	ldr	r2, [sp, #80]	; 0x50
   11488:	movw	r1, #13880	; 0x3638
   1148c:	subs	ip, ip, r3
   11490:	ldr	r3, [sp, #72]	; 0x48
   11494:	addmi	ip, ip, #999424	; 0xf4000
   11498:	movt	r1, #1
   1149c:	rsb	r2, r3, r2
   114a0:	addmi	ip, ip, #576	; 0x240
   114a4:	submi	r2, r2, #1
   114a8:	mov	r0, #1
   114ac:	vmov	s11, ip
   114b0:	mov	r3, ip
   114b4:	vmov	s9, r2
   114b8:	vcvt.f64.s32	d6, s11
   114bc:	vcvt.f64.s32	d8, s9
   114c0:	vmla.f64	d8, d6, d7
   114c4:	bl	10ba8 <__printf_chk@plt>
   114c8:	vldr	d7, [pc, #552]	; 116f8 <sg_chk_n_print3@plt+0xae4>
   114cc:	vcmpe.f64	d8, d7
   114d0:	vmrs	APSR_nzcv, fpscr
   114d4:	ble	114fc <sg_chk_n_print3@plt+0x8e8>
   114d8:	vldr	s9, [sp, #52]	; 0x34
   114dc:	vcvt.f64.u32	d7, s9
   114e0:	vmov	s9, r8
   114e4:	vldr	d6, [pc, #532]	; 11700 <sg_chk_n_print3@plt+0xaec>
   114e8:	vcvt.f64.s32	d5, s9
   114ec:	vmul.f64	d7, d5, d7
   114f0:	vcmpe.f64	d7, d6
   114f4:	vmrs	APSR_nzcv, fpscr
   114f8:	bgt	116a0 <sg_chk_n_print3@plt+0xa8c>
   114fc:	mov	r0, #10
   11500:	bl	10b9c <putchar@plt>
   11504:	ldr	ip, [sp, #28]
   11508:	cmp	ip, #0
   1150c:	bne	115e0 <sg_chk_n_print3@plt+0x9cc>
   11510:	ldr	lr, [sp, #56]	; 0x38
   11514:	mov	r0, #1
   11518:	ldr	ip, [sp, #52]	; 0x34
   1151c:	ldr	r1, [sp, #20]
   11520:	str	r8, [sp, #12]
   11524:	asr	r8, r8, #10
   11528:	umull	r6, r7, lr, ip
   1152c:	ldr	lr, [sp, #16]
   11530:	ldr	ip, [sp, #52]	; 0x34
   11534:	asr	r3, r1, #20
   11538:	str	r8, [sp, #8]
   1153c:	lsr	r2, lr, #20
   11540:	ldr	lr, [sp, #60]	; 0x3c
   11544:	orr	r2, r2, r1, lsl #12
   11548:	movw	r1, #13980	; 0x369c
   1154c:	movt	r1, #1
   11550:	mla	r7, ip, lr, r7
   11554:	strd	r6, [sp]
   11558:	bl	10ba8 <__printf_chk@plt>
   1155c:	ldr	ip, [sp, #48]	; 0x30
   11560:	cmp	ip, #0
   11564:	beq	11570 <sg_chk_n_print3@plt+0x95c>
   11568:	mov	r0, ip
   1156c:	bl	10ab8 <free@plt>
   11570:	mov	r0, sl
   11574:	bl	10c08 <close@plt>
   11578:	cmp	r0, #0
   1157c:	movge	r7, r0
   11580:	bge	10e6c <sg_chk_n_print3@plt+0x258>
   11584:	movw	r0, #14048	; 0x36e0
   11588:	movt	r0, #1
   1158c:	bl	10ae8 <perror@plt>
   11590:	mov	r7, #15
   11594:	b	10e6c <sg_chk_n_print3@plt+0x258>
   11598:	bl	10b84 <__errno_location@plt>
   1159c:	ldr	r3, [r0]
   115a0:	cmp	r3, #12
   115a4:	beq	115f0 <sg_chk_n_print3@plt+0x9dc>
   115a8:	movw	r0, #13792	; 0x35e0
   115ac:	movt	r0, #1
   115b0:	bl	10ae8 <perror@plt>
   115b4:	ldr	ip, [sp, #48]	; 0x30
   115b8:	cmp	ip, #0
   115bc:	beq	10e30 <sg_chk_n_print3@plt+0x21c>
   115c0:	mov	r0, ip
   115c4:	mov	r7, #99	; 0x63
   115c8:	bl	10ab8 <free@plt>
   115cc:	b	10e6c <sg_chk_n_print3@plt+0x258>
   115d0:	movw	r0, #13492	; 0x34b4
   115d4:	movt	r0, #1
   115d8:	bl	10ae8 <perror@plt>
   115dc:	b	10fa4 <sg_chk_n_print3@plt+0x390>
   115e0:	movw	r0, #13944	; 0x3678
   115e4:	movt	r0, #1
   115e8:	bl	10b30 <puts@plt>
   115ec:	b	11510 <sg_chk_n_print3@plt+0x8fc>
   115f0:	movw	r5, #16732	; 0x415c
   115f4:	movt	r5, #2
   115f8:	mov	r1, #1
   115fc:	mov	r3, r8
   11600:	ldr	r0, [r5]
   11604:	movw	r2, #13724	; 0x359c
   11608:	movt	r2, #1
   1160c:	bl	10bc0 <__fprintf_chk@plt>
   11610:	ldr	r3, [sp, #136]	; 0x88
   11614:	cmp	r3, #0
   11618:	ldr	r3, [r5]
   1161c:	movwne	r0, #13584	; 0x3510
   11620:	movweq	r0, #13636	; 0x3544
   11624:	movne	r1, #1
   11628:	movne	r2, #50	; 0x32
   1162c:	moveq	r1, #1
   11630:	moveq	r2, #42	; 0x2a
   11634:	movtne	r0, #1
   11638:	movteq	r0, #1
   1163c:	bl	10af4 <fwrite@plt>
   11640:	b	115b4 <sg_chk_n_print3@plt+0x9a0>
   11644:	bl	10ad0 <__stack_chk_fail@plt>
   11648:	movw	r5, #16732	; 0x415c
   1164c:	movt	r5, #2
   11650:	mov	r1, #1
   11654:	mov	r3, r8
   11658:	ldr	r0, [r5]
   1165c:	movw	r2, #13520	; 0x34d0
   11660:	movt	r2, #1
   11664:	mov	r7, #99	; 0x63
   11668:	bl	10bc0 <__fprintf_chk@plt>
   1166c:	ldr	r3, [sp, #136]	; 0x88
   11670:	cmp	r3, #0
   11674:	ldr	r3, [r5]
   11678:	movwne	r0, #13584	; 0x3510
   1167c:	movweq	r0, #13636	; 0x3544
   11680:	movne	r1, #1
   11684:	movne	r2, #50	; 0x32
   11688:	moveq	r1, #1
   1168c:	moveq	r2, #42	; 0x2a
   11690:	movtne	r0, #1
   11694:	movteq	r0, #1
   11698:	bl	10af4 <fwrite@plt>
   1169c:	b	10e6c <sg_chk_n_print3@plt+0x258>
   116a0:	vldr	d6, [pc, #96]	; 11708 <sg_chk_n_print3@plt+0xaf4>
   116a4:	vmul.f64	d8, d8, d6
   116a8:	movw	r1, #13928	; 0x3668
   116ac:	mov	r0, #1
   116b0:	movt	r1, #1
   116b4:	vdiv.f64	d6, d7, d8
   116b8:	vmov	r2, r3, d6
   116bc:	bl	10ba8 <__printf_chk@plt>
   116c0:	b	11504 <sg_chk_n_print3@plt+0x8f0>
   116c4:	mov	r0, r8
   116c8:	bl	10b3c <malloc@plt>
   116cc:	cmp	r0, #0
   116d0:	str	r0, [sp, #44]	; 0x2c
   116d4:	strne	r0, [sp, #48]	; 0x30
   116d8:	bne	10fe8 <sg_chk_n_print3@plt+0x3d4>
   116dc:	movw	r0, #13700	; 0x3584
   116e0:	movt	r0, #1
   116e4:	bl	10b30 <puts@plt>
   116e8:	mov	r7, #99	; 0x63
   116ec:	b	10e6c <sg_chk_n_print3@plt+0x258>
   116f0:	adcsge	lr, r5, sp, lsl #27
   116f4:	mrccc	6, 5, ip, cr0, cr7, {7}
   116f8:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
   116fc:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
   11700:	andeq	r0, r0, r0
   11704:	rsbsmi	pc, pc, r0
   11708:	andeq	r0, r0, r0
   1170c:	smlawbmi	lr, r0, r4, r8
   11710:	mov	fp, #0
   11714:	mov	lr, #0
   11718:	pop	{r1}		; (ldr r1, [sp], #4)
   1171c:	mov	r2, sp
   11720:	push	{r2}		; (str r2, [sp, #-4]!)
   11724:	push	{r0}		; (str r0, [sp, #-4]!)
   11728:	ldr	ip, [pc, #16]	; 11740 <sg_chk_n_print3@plt+0xb2c>
   1172c:	push	{ip}		; (str ip, [sp, #-4]!)
   11730:	ldr	r0, [pc, #12]	; 11744 <sg_chk_n_print3@plt+0xb30>
   11734:	ldr	r3, [pc, #12]	; 11748 <sg_chk_n_print3@plt+0xb34>
   11738:	bl	10b48 <__libc_start_main@plt>
   1173c:	bl	10bfc <abort@plt>
   11740:	andeq	r2, r1, r8, lsl #24
   11744:	andeq	r0, r1, r0, lsr #24
   11748:	andeq	r2, r1, r4, lsr #23
   1174c:	ldr	r3, [pc, #20]	; 11768 <sg_chk_n_print3@plt+0xb54>
   11750:	ldr	r2, [pc, #20]	; 1176c <sg_chk_n_print3@plt+0xb58>
   11754:	add	r3, pc, r3
   11758:	ldr	r2, [r3, r2]
   1175c:	cmp	r2, #0
   11760:	bxeq	lr
   11764:	b	10b54 <__gmon_start__@plt>
   11768:	andeq	r2, r1, r4, lsr #17
   1176c:	andeq	r0, r0, r8, lsl #1
   11770:	push	{r3, lr}
   11774:	movw	r0, #16720	; 0x4150
   11778:	ldr	r3, [pc, #36]	; 117a4 <sg_chk_n_print3@plt+0xb90>
   1177c:	movt	r0, #2
   11780:	rsb	r3, r0, r3
   11784:	cmp	r3, #6
   11788:	popls	{r3, pc}
   1178c:	movw	r3, #0
   11790:	movt	r3, #0
   11794:	cmp	r3, #0
   11798:	popeq	{r3, pc}
   1179c:	blx	r3
   117a0:	pop	{r3, pc}
   117a4:	andeq	r4, r2, r3, asr r1
   117a8:	push	{r3, lr}
   117ac:	movw	r0, #16720	; 0x4150
   117b0:	movw	r3, #16720	; 0x4150
   117b4:	movt	r0, #2
   117b8:	movt	r3, #2
   117bc:	rsb	r3, r0, r3
   117c0:	asr	r3, r3, #2
   117c4:	add	r3, r3, r3, lsr #31
   117c8:	asrs	r1, r3, #1
   117cc:	popeq	{r3, pc}
   117d0:	movw	r2, #0
   117d4:	movt	r2, #0
   117d8:	cmp	r2, #0
   117dc:	popeq	{r3, pc}
   117e0:	blx	r2
   117e4:	pop	{r3, pc}
   117e8:	push	{r4, lr}
   117ec:	movw	r4, #16740	; 0x4164
   117f0:	movt	r4, #2
   117f4:	ldrb	r3, [r4]
   117f8:	cmp	r3, #0
   117fc:	popne	{r4, pc}
   11800:	bl	11770 <sg_chk_n_print3@plt+0xb5c>
   11804:	mov	r3, #1
   11808:	strb	r3, [r4]
   1180c:	pop	{r4, pc}
   11810:	movw	r0, #16124	; 0x3efc
   11814:	movt	r0, #2
   11818:	push	{r3, lr}
   1181c:	ldr	r3, [r0]
   11820:	cmp	r3, #0
   11824:	beq	1183c <sg_chk_n_print3@plt+0xc28>
   11828:	movw	r3, #0
   1182c:	movt	r3, #0
   11830:	cmp	r3, #0
   11834:	beq	1183c <sg_chk_n_print3@plt+0xc28>
   11838:	blx	r3
   1183c:	pop	{r3, lr}
   11840:	b	117a8 <sg_chk_n_print3@plt+0xb94>
   11844:	push	{r4, lr}
   11848:	movw	r4, #16732	; 0x415c
   1184c:	movt	r4, #2
   11850:	mov	r1, #1
   11854:	mov	r2, #139	; 0x8b
   11858:	movw	r0, #11292	; 0x2c1c
   1185c:	ldr	r3, [r4]
   11860:	movt	r0, #1
   11864:	bl	10af4 <fwrite@plt>
   11868:	ldr	r3, [r4]
   1186c:	mov	r1, #1
   11870:	movw	r2, #282	; 0x11a
   11874:	movw	r0, #11432	; 0x2ca8
   11878:	movt	r0, #1
   1187c:	bl	10af4 <fwrite@plt>
   11880:	ldr	r3, [r4]
   11884:	movw	r0, #11716	; 0x2dc4
   11888:	mov	r1, #1
   1188c:	movt	r0, #1
   11890:	mov	r2, #372	; 0x174
   11894:	pop	{r4, lr}
   11898:	b	10af4 <fwrite@plt>
   1189c:	push	{r3, lr}
   118a0:	movw	r0, #12092	; 0x2f3c
   118a4:	movt	r0, #1
   118a8:	bl	10b30 <puts@plt>
   118ac:	movw	r0, #12192	; 0x2fa0
   118b0:	movt	r0, #1
   118b4:	bl	10b30 <puts@plt>
   118b8:	movw	r0, #12204	; 0x2fac
   118bc:	movt	r0, #1
   118c0:	bl	10b30 <puts@plt>
   118c4:	movw	r0, #12260	; 0x2fe4
   118c8:	movt	r0, #1
   118cc:	bl	10b30 <puts@plt>
   118d0:	movw	r0, #12308	; 0x3014
   118d4:	movt	r0, #1
   118d8:	bl	10b30 <puts@plt>
   118dc:	movw	r0, #12360	; 0x3048
   118e0:	movt	r0, #1
   118e4:	bl	10b30 <puts@plt>
   118e8:	movw	r0, #12408	; 0x3078
   118ec:	movt	r0, #1
   118f0:	bl	10b30 <puts@plt>
   118f4:	movw	r0, #12484	; 0x30c4
   118f8:	movt	r0, #1
   118fc:	bl	10b30 <puts@plt>
   11900:	movw	r0, #12528	; 0x30f0
   11904:	movt	r0, #1
   11908:	bl	10b30 <puts@plt>
   1190c:	movw	r0, #12564	; 0x3114
   11910:	movt	r0, #1
   11914:	bl	10b30 <puts@plt>
   11918:	movw	r0, #12612	; 0x3144
   1191c:	movt	r0, #1
   11920:	bl	10b30 <puts@plt>
   11924:	movw	r0, #12644	; 0x3164
   11928:	movt	r0, #1
   1192c:	bl	10b30 <puts@plt>
   11930:	movw	r0, #12692	; 0x3194
   11934:	pop	{r3, lr}
   11938:	movt	r0, #1
   1193c:	b	10b30 <puts@plt>
   11940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11944:	movw	r9, #16720	; 0x4150
   11948:	movt	r9, #2
   1194c:	sub	sp, sp, #20
   11950:	movw	fp, #16732	; 0x415c
   11954:	movw	sl, #16736	; 0x4160
   11958:	ldr	r3, [r9]
   1195c:	movt	fp, #2
   11960:	movt	sl, #2
   11964:	add	r8, sp, #8
   11968:	mov	r4, r0
   1196c:	mov	r5, r1
   11970:	mov	r6, r2
   11974:	mov	r7, #0
   11978:	str	r3, [sp, #12]
   1197c:	str	r8, [sp]
   11980:	movw	r2, #12760	; 0x31d8
   11984:	movw	r3, #16528	; 0x4090
   11988:	movt	r2, #1
   1198c:	movt	r3, #2
   11990:	mov	r0, r5
   11994:	mov	r1, r6
   11998:	str	r7, [sp, #8]
   1199c:	bl	10b60 <getopt_long@plt>
   119a0:	cmn	r0, #1
   119a4:	beq	11ba0 <sg_chk_n_print3@plt+0xf8c>
   119a8:	sub	r3, r0, #63	; 0x3f
   119ac:	cmp	r3, #55	; 0x37
   119b0:	ldrls	pc, [pc, r3, lsl #2]
   119b4:	b	11b5c <sg_chk_n_print3@plt+0xf48>
   119b8:	andeq	r1, r1, ip, asr #22
   119bc:	andeq	r1, r1, ip, asr fp
   119c0:	andeq	r1, r1, ip, asr fp
   119c4:	andeq	r1, r1, ip, asr fp
   119c8:	andeq	r1, r1, ip, asr fp
   119cc:	andeq	r1, r1, ip, asr fp
   119d0:	andeq	r1, r1, ip, asr fp
   119d4:	andeq	r1, r1, ip, asr fp
   119d8:	andeq	r1, r1, ip, asr fp
   119dc:	andeq	r1, r1, ip, asr fp
   119e0:	andeq	r1, r1, ip, asr fp
   119e4:	andeq	r1, r1, ip, asr fp
   119e8:	andeq	r1, r1, ip, asr fp
   119ec:	andeq	r1, r1, ip, asr fp
   119f0:	andeq	r1, r1, ip, asr fp
   119f4:	andeq	r1, r1, ip, ror r9
   119f8:	andeq	r1, r1, ip, lsr #22
   119fc:	andeq	r1, r1, ip, asr fp
   11a00:	andeq	r1, r1, ip, asr fp
   11a04:	andeq	r1, r1, ip, asr fp
   11a08:	andeq	r1, r1, ip, asr fp
   11a0c:	andeq	r1, r1, ip, asr fp
   11a10:	andeq	r1, r1, ip, asr fp
   11a14:	andeq	r1, r1, ip, lsl fp
   11a18:	andeq	r1, r1, ip, asr fp
   11a1c:	andeq	r1, r1, ip, asr fp
   11a20:	andeq	r1, r1, ip, asr fp
   11a24:	andeq	r1, r1, ip, asr fp
   11a28:	andeq	r1, r1, ip, asr fp
   11a2c:	andeq	r1, r1, ip, asr fp
   11a30:	andeq	r1, r1, ip, asr fp
   11a34:	andeq	r1, r1, ip, asr fp
   11a38:	andeq	r1, r1, ip, asr fp
   11a3c:	andeq	r1, r1, ip, asr fp
   11a40:	andeq	r1, r1, ip, asr fp
   11a44:	andeq	r1, r1, r4, lsl #22
   11a48:	andeq	r1, r1, ip, asr fp
   11a4c:	strdeq	r1, [r1], -r4
   11a50:	andeq	r1, r1, ip, asr fp
   11a54:	andeq	r1, r1, ip, asr fp
   11a58:	andeq	r1, r1, ip, asr fp
   11a5c:	andeq	r1, r1, ip, asr #22
   11a60:	andeq	r1, r1, ip, asr fp
   11a64:	andeq	r1, r1, ip, asr fp
   11a68:	andeq	r1, r1, ip, asr fp
   11a6c:	andeq	r1, r1, ip, asr fp
   11a70:	andeq	r1, r1, r4, ror #21
   11a74:	andeq	r1, r1, ip, asr fp
   11a78:	andeq	r1, r1, ip, asr fp
   11a7c:	andeq	r1, r1, ip, asr fp
   11a80:	ldrdeq	r1, [r1], -r4
   11a84:	andeq	r1, r1, ip, asr fp
   11a88:			; <UNDEFINED> instruction: 0x00011ab8
   11a8c:	andeq	r1, r1, r8, lsr #21
   11a90:	andeq	r1, r1, ip, asr fp
   11a94:	muleq	r1, r8, sl
   11a98:	ldr	r3, [r4, #36]	; 0x24
   11a9c:	add	r3, r3, #1
   11aa0:	str	r3, [r4, #36]	; 0x24
   11aa4:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11aa8:	ldr	r3, [r4, #32]
   11aac:	add	r3, r3, #1
   11ab0:	str	r3, [r4, #32]
   11ab4:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11ab8:	ldr	r0, [sl]
   11abc:	bl	10bb4 <sg_get_llnum@plt>
   11ac0:	cmp	r0, #0
   11ac4:	sbcs	r3, r1, #0
   11ac8:	blt	11c1c <sg_chk_n_print3@plt+0x1008>
   11acc:	strd	r0, [r4, #24]
   11ad0:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11ad4:	ldr	r3, [r4, #16]
   11ad8:	add	r3, r3, #1
   11adc:	str	r3, [r4, #16]
   11ae0:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11ae4:	ldr	r3, [r4, #12]
   11ae8:	add	r3, r3, #1
   11aec:	str	r3, [r4, #12]
   11af0:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11af4:	ldr	r3, [r4, #4]
   11af8:	add	r3, r3, #1
   11afc:	str	r3, [r4, #4]
   11b00:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11b04:	ldr	r0, [sl]
   11b08:	bl	10be4 <sg_get_num@plt>
   11b0c:	cmp	r0, #0
   11b10:	blt	11c54 <sg_chk_n_print3@plt+0x1040>
   11b14:	str	r0, [r4]
   11b18:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11b1c:	ldr	r3, [r4, #40]	; 0x28
   11b20:	add	r3, r3, #1
   11b24:	str	r3, [r4, #40]	; 0x28
   11b28:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11b2c:	mov	r0, #0
   11b30:	str	r0, [r4, #48]	; 0x30
   11b34:	ldr	r2, [sp, #12]
   11b38:	ldr	r3, [r9]
   11b3c:	cmp	r2, r3
   11b40:	bne	11c78 <sg_chk_n_print3@plt+0x1064>
   11b44:	add	sp, sp, #20
   11b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b4c:	ldr	r3, [r4, #8]
   11b50:	add	r3, r3, #1
   11b54:	str	r3, [r4, #8]
   11b58:	b	1197c <sg_chk_n_print3@plt+0xd68>
   11b5c:	ldr	ip, [fp]
   11b60:	mov	r3, r0
   11b64:	str	r0, [sp]
   11b68:	movw	r2, #12832	; 0x3220
   11b6c:	mov	r1, #1
   11b70:	movt	r2, #1
   11b74:	mov	r0, ip
   11b78:	bl	10bc0 <__fprintf_chk@plt>
   11b7c:	ldr	r3, [r4, #8]
   11b80:	cmp	r3, #0
   11b84:	bne	1197c <sg_chk_n_print3@plt+0xd68>
   11b88:	ldr	r3, [r4, #48]	; 0x30
   11b8c:	cmp	r3, #0
   11b90:	bne	11c48 <sg_chk_n_print3@plt+0x1034>
   11b94:	bl	1189c <sg_chk_n_print3@plt+0xc88>
   11b98:	mov	r0, #1
   11b9c:	b	11b34 <sg_chk_n_print3@plt+0xf20>
   11ba0:	movw	r7, #16728	; 0x4158
   11ba4:	movt	r7, #2
   11ba8:	ldr	r3, [r7]
   11bac:	cmp	r5, r3
   11bb0:	ble	11c14 <sg_chk_n_print3@plt+0x1000>
   11bb4:	ldr	r2, [r4, #44]	; 0x2c
   11bb8:	cmp	r2, #0
   11bbc:	beq	11bfc <sg_chk_n_print3@plt+0xfe8>
   11bc0:	ldr	r3, [r7]
   11bc4:	movw	r8, #16732	; 0x415c
   11bc8:	movt	r8, #2
   11bcc:	ldr	r3, [r6, r3, lsl #2]
   11bd0:	movw	r2, #12868	; 0x3244
   11bd4:	ldr	r0, [r8]
   11bd8:	movt	r2, #1
   11bdc:	mov	r1, #1
   11be0:	bl	10bc0 <__fprintf_chk@plt>
   11be4:	ldr	r3, [r7]
   11be8:	add	r3, r3, #1
   11bec:	str	r3, [r7]
   11bf0:	cmp	r5, r3
   11bf4:	bgt	11bcc <sg_chk_n_print3@plt+0xfb8>
   11bf8:	b	11b88 <sg_chk_n_print3@plt+0xf74>
   11bfc:	ldr	r2, [r6, r3, lsl #2]
   11c00:	add	r3, r3, #1
   11c04:	cmp	r5, r3
   11c08:	str	r3, [r7]
   11c0c:	str	r2, [r4, #44]	; 0x2c
   11c10:	bgt	11bc0 <sg_chk_n_print3@plt+0xfac>
   11c14:	mov	r0, #0
   11c18:	b	11b34 <sg_chk_n_print3@plt+0xf20>
   11c1c:	movw	r3, #16732	; 0x415c
   11c20:	movt	r3, #2
   11c24:	movw	r0, #12804	; 0x3204
   11c28:	mov	r1, #1
   11c2c:	ldr	r3, [r3]
   11c30:	movt	r0, #1
   11c34:	mov	r2, #25
   11c38:	bl	10af4 <fwrite@plt>
   11c3c:	ldr	r3, [r4, #48]	; 0x30
   11c40:	cmp	r3, #0
   11c44:	beq	11b94 <sg_chk_n_print3@plt+0xf80>
   11c48:	bl	11844 <sg_chk_n_print3@plt+0xc30>
   11c4c:	mov	r0, #1
   11c50:	b	11b34 <sg_chk_n_print3@plt+0xf20>
   11c54:	movw	r3, #16732	; 0x415c
   11c58:	movt	r3, #2
   11c5c:	movw	r0, #12776	; 0x31e8
   11c60:	mov	r1, #1
   11c64:	ldr	r3, [r3]
   11c68:	mov	r2, #27
   11c6c:	movt	r0, #1
   11c70:	bl	10af4 <fwrite@plt>
   11c74:	b	11b88 <sg_chk_n_print3@plt+0xf74>
   11c78:	bl	10ad0 <__stack_chk_fail@plt>
   11c7c:	cmp	r1, #1
   11c80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11c84:	movwgt	r8, #16736	; 0x4160
   11c88:	sub	sp, sp, #8
   11c8c:	mov	r7, r1
   11c90:	mov	r9, r0
   11c94:	movtgt	r8, #2
   11c98:	movgt	r6, r2
   11c9c:	movgt	sl, #1
   11ca0:	bgt	11cc4 <sg_chk_n_print3@plt+0x10b0>
   11ca4:	b	11f94 <sg_chk_n_print3@plt+0x1380>
   11ca8:	ldr	r3, [r9, #44]	; 0x2c
   11cac:	cmp	r3, #0
   11cb0:	bne	11f9c <sg_chk_n_print3@plt+0x1388>
   11cb4:	str	r4, [r9, #44]	; 0x2c
   11cb8:	add	sl, sl, #1
   11cbc:	cmp	sl, r7
   11cc0:	beq	11f94 <sg_chk_n_print3@plt+0x1380>
   11cc4:	ldr	r4, [r6, #4]!
   11cc8:	mov	r0, r4
   11ccc:	bl	10b6c <strlen@plt>
   11cd0:	cmp	r0, #0
   11cd4:	ble	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11cd8:	ldrb	r3, [r4]
   11cdc:	cmp	r3, #45	; 0x2d
   11ce0:	bne	11ca8 <sg_chk_n_print3@plt+0x1094>
   11ce4:	subs	r2, r0, #1
   11ce8:	add	ip, r4, #1
   11cec:	beq	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11cf0:	mov	r5, ip
   11cf4:	add	ip, ip, #1
   11cf8:	ldrb	r4, [r5]
   11cfc:	sub	r4, r4, #63	; 0x3f
   11d00:	cmp	r4, #55	; 0x37
   11d04:	ldrls	pc, [pc, r4, lsl #2]
   11d08:	b	11ea8 <sg_chk_n_print3@plt+0x1294>
   11d0c:	andeq	r1, r1, r8, lsl lr
   11d10:	andeq	r1, r1, r8, lsr #29
   11d14:	andeq	r1, r1, r8, lsr #29
   11d18:	andeq	r1, r1, r8, lsr #29
   11d1c:	andeq	r1, r1, r8, lsr #29
   11d20:	andeq	r1, r1, r8, lsr #29
   11d24:	andeq	r1, r1, r8, lsr #29
   11d28:	andeq	r1, r1, r8, lsr #29
   11d2c:	andeq	r1, r1, r8, lsr #29
   11d30:	andeq	r1, r1, r8, lsr #29
   11d34:	andeq	r1, r1, r8, lsr #29
   11d38:	andeq	r1, r1, r8, lsr #29
   11d3c:	andeq	r1, r1, r8, lsr #29
   11d40:	andeq	r1, r1, r8, lsr #29
   11d44:	andeq	r1, r1, r8, lsr #29
   11d48:	andeq	r1, r1, r4, lsl #28
   11d4c:	strdeq	r1, [r1], -r8
   11d50:	andeq	r1, r1, r8, lsr #29
   11d54:	andeq	r1, r1, r8, lsr #29
   11d58:	andeq	r1, r1, r8, lsr #29
   11d5c:	andeq	r1, r1, r8, lsr #29
   11d60:	andeq	r1, r1, r8, lsr #29
   11d64:	andeq	r1, r1, r8, lsr #29
   11d68:	andeq	r1, r1, ip, ror #27
   11d6c:	andeq	r1, r1, r8, lsr #29
   11d70:	andeq	r1, r1, r8, lsr #29
   11d74:	andeq	r1, r1, r8, lsr #29
   11d78:	andeq	r1, r1, r8, lsr #29
   11d7c:	andeq	r1, r1, r8, lsr #29
   11d80:	andeq	r1, r1, r8, lsr #29
   11d84:	andeq	r1, r1, r8, lsr #29
   11d88:	andeq	r1, r1, r8, lsr #29
   11d8c:	andeq	r1, r1, r8, lsr #29
   11d90:	andeq	r1, r1, r8, lsr #29
   11d94:	andeq	r1, r1, r8, lsr #29
   11d98:	andeq	r1, r1, r8, lsr #29
   11d9c:	andeq	r1, r1, r8, lsr #29
   11da0:	muleq	r1, r0, lr
   11da4:	andeq	r1, r1, r8, lsr #29
   11da8:	andeq	r1, r1, r8, lsr #29
   11dac:	andeq	r1, r1, r8, lsr #29
   11db0:	andeq	r1, r1, r8, lsl lr
   11db4:	andeq	r1, r1, r8, lsr #29
   11db8:	andeq	r1, r1, r8, lsr #29
   11dbc:	andeq	r1, r1, r8, lsr #29
   11dc0:	andeq	r1, r1, r8, lsr #29
   11dc4:	andeq	r1, r1, r8, ror lr
   11dc8:	andeq	r1, r1, r8, lsr #29
   11dcc:	andeq	r1, r1, r8, lsr #29
   11dd0:	andeq	r1, r1, r8, lsr #29
   11dd4:	andeq	r1, r1, r0, ror #28
   11dd8:	andeq	r1, r1, r8, lsr #29
   11ddc:	andeq	r1, r1, r8, lsr #29
   11de0:	andeq	r1, r1, r8, asr #28
   11de4:	andeq	r1, r1, r8, lsr #29
   11de8:	andeq	r1, r1, r0, lsr lr
   11dec:	ldr	r3, [r9, #40]	; 0x28
   11df0:	add	r3, r3, #1
   11df4:	str	r3, [r9, #40]	; 0x28
   11df8:	subs	r2, r2, #1
   11dfc:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e00:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e04:	mov	r0, #0
   11e08:	mov	r3, #1
   11e0c:	str	r3, [r9, #48]	; 0x30
   11e10:	add	sp, sp, #8
   11e14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11e18:	ldr	r3, [r9, #8]
   11e1c:	subs	r2, r2, #1
   11e20:	add	r3, r3, #1
   11e24:	str	r3, [r9, #8]
   11e28:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e2c:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e30:	ldr	r3, [r9, #36]	; 0x24
   11e34:	subs	r2, r2, #1
   11e38:	add	r3, r3, #1
   11e3c:	str	r3, [r9, #36]	; 0x24
   11e40:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e44:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e48:	ldr	r3, [r9, #32]
   11e4c:	subs	r2, r2, #1
   11e50:	add	r3, r3, #1
   11e54:	str	r3, [r9, #32]
   11e58:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e5c:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e60:	ldr	r3, [r9, #16]
   11e64:	subs	r2, r2, #1
   11e68:	add	r3, r3, #1
   11e6c:	str	r3, [r9, #16]
   11e70:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e74:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e78:	ldr	r3, [r9, #12]
   11e7c:	subs	r2, r2, #1
   11e80:	add	r3, r3, #1
   11e84:	str	r3, [r9, #12]
   11e88:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11e8c:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11e90:	ldr	r3, [r9, #4]
   11e94:	subs	r2, r2, #1
   11e98:	add	r3, r3, #1
   11e9c:	str	r3, [r9, #4]
   11ea0:	bne	11cf0 <sg_chk_n_print3@plt+0x10dc>
   11ea4:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11ea8:	movw	r0, #13080	; 0x3318
   11eac:	mov	r1, r5
   11eb0:	movt	r0, #1
   11eb4:	mov	r2, #2
   11eb8:	bl	10bf0 <strncmp@plt>
   11ebc:	cmp	r0, #0
   11ec0:	beq	11f60 <sg_chk_n_print3@plt+0x134c>
   11ec4:	movw	r0, #12948	; 0x3294
   11ec8:	mov	r1, r5
   11ecc:	movt	r0, #1
   11ed0:	mov	r2, #2
   11ed4:	bl	10bf0 <strncmp@plt>
   11ed8:	cmp	r0, #0
   11edc:	beq	11f34 <sg_chk_n_print3@plt+0x1320>
   11ee0:	movw	r0, #12996	; 0x32c4
   11ee4:	mov	r1, r5
   11ee8:	movt	r0, #1
   11eec:	mov	r2, #4
   11ef0:	bl	10bf0 <strncmp@plt>
   11ef4:	cmp	r0, #0
   11ef8:	beq	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11efc:	movw	r1, #16732	; 0x415c
   11f00:	movt	r1, #2
   11f04:	mov	r3, r5
   11f08:	movw	r2, #13004	; 0x32cc
   11f0c:	ldr	r0, [r1]
   11f10:	movt	r2, #1
   11f14:	mov	r1, #1
   11f18:	bl	10bc0 <__fprintf_chk@plt>
   11f1c:	ldr	r3, [r9, #48]	; 0x30
   11f20:	cmp	r3, #0
   11f24:	beq	11fc8 <sg_chk_n_print3@plt+0x13b4>
   11f28:	bl	11844 <sg_chk_n_print3@plt+0xc30>
   11f2c:	mov	r0, #1
   11f30:	b	11e10 <sg_chk_n_print3@plt+0x11fc>
   11f34:	ldr	r0, [r8]
   11f38:	bl	10bb4 <sg_get_llnum@plt>
   11f3c:	cmp	r0, #0
   11f40:	sbcs	r3, r1, #0
   11f44:	blt	11ff0 <sg_chk_n_print3@plt+0x13dc>
   11f48:	lsl	r3, r1, #20
   11f4c:	lsl	r2, r0, #20
   11f50:	orr	r3, r3, r0, lsr #12
   11f54:	str	r2, [r9, #24]
   11f58:	str	r3, [r9, #28]
   11f5c:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11f60:	add	r0, r5, #2
   11f64:	movw	r1, #12900	; 0x3264
   11f68:	mov	r2, r9
   11f6c:	movt	r1, #1
   11f70:	bl	10bd8 <sscanf@plt>
   11f74:	cmp	r0, #1
   11f78:	bne	11fd4 <sg_chk_n_print3@plt+0x13c0>
   11f7c:	ldr	r3, [r9]
   11f80:	cmp	r3, #0
   11f84:	ble	11fd4 <sg_chk_n_print3@plt+0x13c0>
   11f88:	lsl	r3, r3, #10
   11f8c:	str	r3, [r9]
   11f90:	b	11cb8 <sg_chk_n_print3@plt+0x10a4>
   11f94:	mov	r0, #0
   11f98:	b	11e10 <sg_chk_n_print3@plt+0x11fc>
   11f9c:	movw	r2, #16732	; 0x415c
   11fa0:	movt	r2, #2
   11fa4:	str	r4, [sp]
   11fa8:	mov	r1, #1
   11fac:	ldr	r0, [r2]
   11fb0:	movw	r2, #13032	; 0x32e8
   11fb4:	movt	r2, #1
   11fb8:	bl	10bc0 <__fprintf_chk@plt>
   11fbc:	ldr	r3, [r9, #48]	; 0x30
   11fc0:	cmp	r3, #0
   11fc4:	bne	11f28 <sg_chk_n_print3@plt+0x1314>
   11fc8:	bl	1189c <sg_chk_n_print3@plt+0xc88>
   11fcc:	mov	r0, #1
   11fd0:	b	11e10 <sg_chk_n_print3@plt+0x11fc>
   11fd4:	movw	r0, #12904	; 0x3268
   11fd8:	movt	r0, #1
   11fdc:	bl	10b30 <puts@plt>
   11fe0:	ldr	r3, [r9, #48]	; 0x30
   11fe4:	cmp	r3, #0
   11fe8:	beq	11fc8 <sg_chk_n_print3@plt+0x13b4>
   11fec:	b	11f28 <sg_chk_n_print3@plt+0x1314>
   11ff0:	movw	r0, #12952	; 0x3298
   11ff4:	movt	r0, #1
   11ff8:	bl	10b30 <puts@plt>
   11ffc:	ldr	r3, [r9, #48]	; 0x30
   12000:	cmp	r3, #0
   12004:	bne	11f28 <sg_chk_n_print3@plt+0x1314>
   12008:	b	11fc8 <sg_chk_n_print3@plt+0x13b4>
   1200c:	subs	r2, r1, #1
   12010:	bxeq	lr
   12014:	bcc	121ec <sg_chk_n_print3@plt+0x15d8>
   12018:	cmp	r0, r1
   1201c:	bls	121d0 <sg_chk_n_print3@plt+0x15bc>
   12020:	tst	r1, r2
   12024:	beq	121dc <sg_chk_n_print3@plt+0x15c8>
   12028:	clz	r3, r0
   1202c:	clz	r2, r1
   12030:	sub	r3, r2, r3
   12034:	rsbs	r3, r3, #31
   12038:	addne	r3, r3, r3, lsl #1
   1203c:	mov	r2, #0
   12040:	addne	pc, pc, r3, lsl #2
   12044:	nop	{0}
   12048:	cmp	r0, r1, lsl #31
   1204c:	adc	r2, r2, r2
   12050:	subcs	r0, r0, r1, lsl #31
   12054:	cmp	r0, r1, lsl #30
   12058:	adc	r2, r2, r2
   1205c:	subcs	r0, r0, r1, lsl #30
   12060:	cmp	r0, r1, lsl #29
   12064:	adc	r2, r2, r2
   12068:	subcs	r0, r0, r1, lsl #29
   1206c:	cmp	r0, r1, lsl #28
   12070:	adc	r2, r2, r2
   12074:	subcs	r0, r0, r1, lsl #28
   12078:	cmp	r0, r1, lsl #27
   1207c:	adc	r2, r2, r2
   12080:	subcs	r0, r0, r1, lsl #27
   12084:	cmp	r0, r1, lsl #26
   12088:	adc	r2, r2, r2
   1208c:	subcs	r0, r0, r1, lsl #26
   12090:	cmp	r0, r1, lsl #25
   12094:	adc	r2, r2, r2
   12098:	subcs	r0, r0, r1, lsl #25
   1209c:	cmp	r0, r1, lsl #24
   120a0:	adc	r2, r2, r2
   120a4:	subcs	r0, r0, r1, lsl #24
   120a8:	cmp	r0, r1, lsl #23
   120ac:	adc	r2, r2, r2
   120b0:	subcs	r0, r0, r1, lsl #23
   120b4:	cmp	r0, r1, lsl #22
   120b8:	adc	r2, r2, r2
   120bc:	subcs	r0, r0, r1, lsl #22
   120c0:	cmp	r0, r1, lsl #21
   120c4:	adc	r2, r2, r2
   120c8:	subcs	r0, r0, r1, lsl #21
   120cc:	cmp	r0, r1, lsl #20
   120d0:	adc	r2, r2, r2
   120d4:	subcs	r0, r0, r1, lsl #20
   120d8:	cmp	r0, r1, lsl #19
   120dc:	adc	r2, r2, r2
   120e0:	subcs	r0, r0, r1, lsl #19
   120e4:	cmp	r0, r1, lsl #18
   120e8:	adc	r2, r2, r2
   120ec:	subcs	r0, r0, r1, lsl #18
   120f0:	cmp	r0, r1, lsl #17
   120f4:	adc	r2, r2, r2
   120f8:	subcs	r0, r0, r1, lsl #17
   120fc:	cmp	r0, r1, lsl #16
   12100:	adc	r2, r2, r2
   12104:	subcs	r0, r0, r1, lsl #16
   12108:	cmp	r0, r1, lsl #15
   1210c:	adc	r2, r2, r2
   12110:	subcs	r0, r0, r1, lsl #15
   12114:	cmp	r0, r1, lsl #14
   12118:	adc	r2, r2, r2
   1211c:	subcs	r0, r0, r1, lsl #14
   12120:	cmp	r0, r1, lsl #13
   12124:	adc	r2, r2, r2
   12128:	subcs	r0, r0, r1, lsl #13
   1212c:	cmp	r0, r1, lsl #12
   12130:	adc	r2, r2, r2
   12134:	subcs	r0, r0, r1, lsl #12
   12138:	cmp	r0, r1, lsl #11
   1213c:	adc	r2, r2, r2
   12140:	subcs	r0, r0, r1, lsl #11
   12144:	cmp	r0, r1, lsl #10
   12148:	adc	r2, r2, r2
   1214c:	subcs	r0, r0, r1, lsl #10
   12150:	cmp	r0, r1, lsl #9
   12154:	adc	r2, r2, r2
   12158:	subcs	r0, r0, r1, lsl #9
   1215c:	cmp	r0, r1, lsl #8
   12160:	adc	r2, r2, r2
   12164:	subcs	r0, r0, r1, lsl #8
   12168:	cmp	r0, r1, lsl #7
   1216c:	adc	r2, r2, r2
   12170:	subcs	r0, r0, r1, lsl #7
   12174:	cmp	r0, r1, lsl #6
   12178:	adc	r2, r2, r2
   1217c:	subcs	r0, r0, r1, lsl #6
   12180:	cmp	r0, r1, lsl #5
   12184:	adc	r2, r2, r2
   12188:	subcs	r0, r0, r1, lsl #5
   1218c:	cmp	r0, r1, lsl #4
   12190:	adc	r2, r2, r2
   12194:	subcs	r0, r0, r1, lsl #4
   12198:	cmp	r0, r1, lsl #3
   1219c:	adc	r2, r2, r2
   121a0:	subcs	r0, r0, r1, lsl #3
   121a4:	cmp	r0, r1, lsl #2
   121a8:	adc	r2, r2, r2
   121ac:	subcs	r0, r0, r1, lsl #2
   121b0:	cmp	r0, r1, lsl #1
   121b4:	adc	r2, r2, r2
   121b8:	subcs	r0, r0, r1, lsl #1
   121bc:	cmp	r0, r1
   121c0:	adc	r2, r2, r2
   121c4:	subcs	r0, r0, r1
   121c8:	mov	r0, r2
   121cc:	bx	lr
   121d0:	moveq	r0, #1
   121d4:	movne	r0, #0
   121d8:	bx	lr
   121dc:	clz	r2, r1
   121e0:	rsb	r2, r2, #31
   121e4:	lsr	r0, r0, r2
   121e8:	bx	lr
   121ec:	cmp	r0, #0
   121f0:	mvnne	r0, #0
   121f4:	b	12260 <sg_chk_n_print3@plt+0x164c>
   121f8:	cmp	r1, #0
   121fc:	beq	121ec <sg_chk_n_print3@plt+0x15d8>
   12200:	push	{r0, r1, lr}
   12204:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12208:	pop	{r1, r2, lr}
   1220c:	mul	r3, r2, r0
   12210:	sub	r1, r1, r3
   12214:	bx	lr
   12218:	cmp	r3, #0
   1221c:	cmpeq	r2, #0
   12220:	bne	12244 <sg_chk_n_print3@plt+0x1630>
   12224:	cmp	r1, #0
   12228:	movlt	r1, #-2147483648	; 0x80000000
   1222c:	movlt	r0, #0
   12230:	blt	12240 <sg_chk_n_print3@plt+0x162c>
   12234:	cmpeq	r0, #0
   12238:	mvnne	r1, #-2147483648	; 0x80000000
   1223c:	mvnne	r0, #0
   12240:	b	12260 <sg_chk_n_print3@plt+0x164c>
   12244:	sub	sp, sp, #8
   12248:	push	{sp, lr}
   1224c:	bl	12270 <sg_chk_n_print3@plt+0x165c>
   12250:	ldr	lr, [sp, #4]
   12254:	add	sp, sp, #8
   12258:	pop	{r2, r3}
   1225c:	bx	lr
   12260:	push	{r1, lr}
   12264:	mov	r0, #8
   12268:	bl	10aac <raise@plt>
   1226c:	pop	{r1, pc}
   12270:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12274:	mov	r8, r2
   12278:	mov	r6, r0
   1227c:	mov	r7, r1
   12280:	mov	sl, r3
   12284:	ldr	r9, [sp, #32]
   12288:	bl	122e8 <sg_chk_n_print3@plt+0x16d4>
   1228c:	umull	r4, r5, r8, r0
   12290:	mul	r8, r8, r1
   12294:	mla	r2, r0, sl, r8
   12298:	add	r5, r2, r5
   1229c:	subs	r4, r6, r4
   122a0:	sbc	r5, r7, r5
   122a4:	strd	r4, [r9]
   122a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   122ac:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   122b0:	mov	r8, r2
   122b4:	mov	r6, r0
   122b8:	mov	r7, r1
   122bc:	mov	r5, r3
   122c0:	ldr	r9, [sp, #32]
   122c4:	bl	12774 <sg_chk_n_print3@plt+0x1b60>
   122c8:	mul	r3, r0, r5
   122cc:	umull	r4, r5, r0, r8
   122d0:	mla	r8, r8, r1, r3
   122d4:	add	r5, r8, r5
   122d8:	subs	r4, r6, r4
   122dc:	sbc	r5, r7, r5
   122e0:	strd	r4, [r9]
   122e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   122e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122ec:	rsbs	r4, r0, #0
   122f0:	rsc	r5, r1, #0
   122f4:	cmp	r1, #0
   122f8:	mvn	r6, #0
   122fc:	sub	sp, sp, #12
   12300:	movge	r4, r0
   12304:	movge	r5, r1
   12308:	movge	r6, #0
   1230c:	cmp	r3, #0
   12310:	blt	12548 <sg_chk_n_print3@plt+0x1934>
   12314:	cmp	r3, #0
   12318:	mov	sl, r4
   1231c:	mov	ip, r5
   12320:	mov	r0, r2
   12324:	mov	r1, r3
   12328:	mov	r8, r2
   1232c:	mov	r7, r4
   12330:	mov	r9, r5
   12334:	bne	1242c <sg_chk_n_print3@plt+0x1818>
   12338:	cmp	r2, r5
   1233c:	bls	12468 <sg_chk_n_print3@plt+0x1854>
   12340:	clz	r3, r2
   12344:	cmp	r3, #0
   12348:	rsbne	r2, r3, #32
   1234c:	lslne	r8, r0, r3
   12350:	lsrne	r2, r4, r2
   12354:	lslne	r7, r4, r3
   12358:	orrne	r9, r2, r5, lsl r3
   1235c:	lsr	r4, r8, #16
   12360:	uxth	sl, r8
   12364:	mov	r1, r4
   12368:	mov	r0, r9
   1236c:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12370:	mov	r1, r4
   12374:	mov	fp, r0
   12378:	mov	r0, r9
   1237c:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12380:	mul	r0, sl, fp
   12384:	lsr	r2, r7, #16
   12388:	orr	r1, r2, r1, lsl #16
   1238c:	cmp	r0, r1
   12390:	bls	123b4 <sg_chk_n_print3@plt+0x17a0>
   12394:	adds	r1, r1, r8
   12398:	sub	r3, fp, #1
   1239c:	bcs	123b0 <sg_chk_n_print3@plt+0x179c>
   123a0:	cmp	r0, r1
   123a4:	subhi	fp, fp, #2
   123a8:	addhi	r1, r1, r8
   123ac:	bhi	123b4 <sg_chk_n_print3@plt+0x17a0>
   123b0:	mov	fp, r3
   123b4:	rsb	r9, r0, r1
   123b8:	mov	r1, r4
   123bc:	uxth	r7, r7
   123c0:	mov	r0, r9
   123c4:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   123c8:	mov	r1, r4
   123cc:	mov	r5, r0
   123d0:	mov	r0, r9
   123d4:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   123d8:	mul	sl, sl, r5
   123dc:	orr	r1, r7, r1, lsl #16
   123e0:	cmp	sl, r1
   123e4:	bls	12404 <sg_chk_n_print3@plt+0x17f0>
   123e8:	adds	r8, r1, r8
   123ec:	sub	r3, r5, #1
   123f0:	bcs	12400 <sg_chk_n_print3@plt+0x17ec>
   123f4:	cmp	sl, r8
   123f8:	subhi	r5, r5, #2
   123fc:	bhi	12404 <sg_chk_n_print3@plt+0x17f0>
   12400:	mov	r5, r3
   12404:	orr	r3, r5, fp, lsl #16
   12408:	mov	r4, #0
   1240c:	cmp	r6, #0
   12410:	mov	r0, r3
   12414:	mov	r1, r4
   12418:	beq	12424 <sg_chk_n_print3@plt+0x1810>
   1241c:	rsbs	r0, r0, #0
   12420:	rsc	r1, r1, #0
   12424:	add	sp, sp, #12
   12428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1242c:	cmp	r3, r5
   12430:	movhi	r4, #0
   12434:	movhi	r3, r4
   12438:	bhi	1240c <sg_chk_n_print3@plt+0x17f8>
   1243c:	clz	r5, r1
   12440:	cmp	r5, #0
   12444:	bne	12634 <sg_chk_n_print3@plt+0x1a20>
   12448:	cmp	r1, ip
   1244c:	cmpcs	r2, sl
   12450:	movhi	r4, #0
   12454:	movls	r4, #1
   12458:	movls	r3, #1
   1245c:	movls	r4, r5
   12460:	movhi	r3, r4
   12464:	b	1240c <sg_chk_n_print3@plt+0x17f8>
   12468:	cmp	r2, #0
   1246c:	bne	12480 <sg_chk_n_print3@plt+0x186c>
   12470:	mov	r1, r2
   12474:	mov	r0, #1
   12478:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   1247c:	mov	r8, r0
   12480:	clz	r3, r8
   12484:	cmp	r3, #0
   12488:	bne	12558 <sg_chk_n_print3@plt+0x1944>
   1248c:	rsb	r9, r8, r9
   12490:	lsr	r5, r8, #16
   12494:	uxth	sl, r8
   12498:	mov	r4, #1
   1249c:	mov	r1, r5
   124a0:	mov	r0, r9
   124a4:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   124a8:	mov	r1, r5
   124ac:	mov	fp, r0
   124b0:	mov	r0, r9
   124b4:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   124b8:	mul	r0, sl, fp
   124bc:	lsr	r2, r7, #16
   124c0:	orr	r1, r2, r1, lsl #16
   124c4:	cmp	r0, r1
   124c8:	bls	124e8 <sg_chk_n_print3@plt+0x18d4>
   124cc:	adds	r1, r1, r8
   124d0:	sub	r3, fp, #1
   124d4:	bcs	12754 <sg_chk_n_print3@plt+0x1b40>
   124d8:	cmp	r0, r1
   124dc:	subhi	fp, fp, #2
   124e0:	addhi	r1, r1, r8
   124e4:	bls	12754 <sg_chk_n_print3@plt+0x1b40>
   124e8:	rsb	r2, r0, r1
   124ec:	mov	r1, r5
   124f0:	str	r2, [sp]
   124f4:	uxth	r7, r7
   124f8:	mov	r0, r2
   124fc:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12500:	ldr	r2, [sp]
   12504:	mov	r1, r5
   12508:	mov	r9, r0
   1250c:	mov	r0, r2
   12510:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12514:	mul	sl, sl, r9
   12518:	orr	r1, r7, r1, lsl #16
   1251c:	cmp	sl, r1
   12520:	bls	12540 <sg_chk_n_print3@plt+0x192c>
   12524:	adds	r8, r1, r8
   12528:	sub	r3, r9, #1
   1252c:	bcs	1253c <sg_chk_n_print3@plt+0x1928>
   12530:	cmp	sl, r8
   12534:	subhi	r9, r9, #2
   12538:	bhi	12540 <sg_chk_n_print3@plt+0x192c>
   1253c:	mov	r9, r3
   12540:	orr	r3, r9, fp, lsl #16
   12544:	b	1240c <sg_chk_n_print3@plt+0x17f8>
   12548:	mvn	r6, r6
   1254c:	rsbs	r2, r2, #0
   12550:	rsc	r3, r3, #0
   12554:	b	12314 <sg_chk_n_print3@plt+0x1700>
   12558:	lsl	r8, r8, r3
   1255c:	rsb	fp, r3, #32
   12560:	lsr	r4, r9, fp
   12564:	lsr	fp, r7, fp
   12568:	lsr	r5, r8, #16
   1256c:	orr	fp, fp, r9, lsl r3
   12570:	mov	r0, r4
   12574:	lsl	r7, r7, r3
   12578:	mov	r1, r5
   1257c:	uxth	sl, r8
   12580:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12584:	mov	r1, r5
   12588:	mov	r3, r0
   1258c:	mov	r0, r4
   12590:	str	r3, [sp]
   12594:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12598:	ldr	r3, [sp]
   1259c:	lsr	r2, fp, #16
   125a0:	mul	r0, sl, r3
   125a4:	orr	r1, r2, r1, lsl #16
   125a8:	cmp	r0, r1
   125ac:	bls	125cc <sg_chk_n_print3@plt+0x19b8>
   125b0:	adds	r1, r1, r8
   125b4:	sub	r2, r3, #1
   125b8:	bcs	1276c <sg_chk_n_print3@plt+0x1b58>
   125bc:	cmp	r0, r1
   125c0:	subhi	r3, r3, #2
   125c4:	addhi	r1, r1, r8
   125c8:	bls	1276c <sg_chk_n_print3@plt+0x1b58>
   125cc:	rsb	r9, r0, r1
   125d0:	mov	r1, r5
   125d4:	str	r3, [sp]
   125d8:	uxth	fp, fp
   125dc:	mov	r0, r9
   125e0:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   125e4:	mov	r1, r5
   125e8:	mov	r4, r0
   125ec:	mov	r0, r9
   125f0:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   125f4:	mul	r9, sl, r4
   125f8:	ldr	r3, [sp]
   125fc:	orr	r1, fp, r1, lsl #16
   12600:	cmp	r9, r1
   12604:	bls	12628 <sg_chk_n_print3@plt+0x1a14>
   12608:	adds	r1, r1, r8
   1260c:	sub	r2, r4, #1
   12610:	bcs	12624 <sg_chk_n_print3@plt+0x1a10>
   12614:	cmp	r9, r1
   12618:	subhi	r4, r4, #2
   1261c:	addhi	r1, r1, r8
   12620:	bhi	12628 <sg_chk_n_print3@plt+0x1a14>
   12624:	mov	r4, r2
   12628:	rsb	r9, r9, r1
   1262c:	orr	r4, r4, r3, lsl #16
   12630:	b	1249c <sg_chk_n_print3@plt+0x1888>
   12634:	rsb	sl, r5, #32
   12638:	lsl	r3, r2, r5
   1263c:	lsr	r0, r2, sl
   12640:	lsr	r2, ip, sl
   12644:	orr	r4, r0, r1, lsl r5
   12648:	lsr	sl, r7, sl
   1264c:	mov	r0, r2
   12650:	orr	sl, sl, ip, lsl r5
   12654:	lsr	r9, r4, #16
   12658:	str	r3, [sp, #4]
   1265c:	str	r2, [sp]
   12660:	uxth	fp, r4
   12664:	mov	r1, r9
   12668:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   1266c:	ldr	r2, [sp]
   12670:	mov	r1, r9
   12674:	mov	r8, r0
   12678:	mov	r0, r2
   1267c:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12680:	mul	r0, fp, r8
   12684:	lsr	r2, sl, #16
   12688:	orr	r1, r2, r1, lsl #16
   1268c:	cmp	r0, r1
   12690:	bls	126b0 <sg_chk_n_print3@plt+0x1a9c>
   12694:	adds	r1, r1, r4
   12698:	sub	r2, r8, #1
   1269c:	bcs	12764 <sg_chk_n_print3@plt+0x1b50>
   126a0:	cmp	r0, r1
   126a4:	subhi	r8, r8, #2
   126a8:	addhi	r1, r1, r4
   126ac:	bls	12764 <sg_chk_n_print3@plt+0x1b50>
   126b0:	rsb	ip, r0, r1
   126b4:	mov	r1, r9
   126b8:	str	ip, [sp]
   126bc:	mov	r0, ip
   126c0:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   126c4:	ldr	ip, [sp]
   126c8:	mov	r1, r9
   126cc:	mov	r2, r0
   126d0:	mov	r0, ip
   126d4:	str	r2, [sp]
   126d8:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   126dc:	ldr	r2, [sp]
   126e0:	uxth	ip, sl
   126e4:	mul	fp, fp, r2
   126e8:	orr	ip, ip, r1, lsl #16
   126ec:	cmp	fp, ip
   126f0:	bls	12710 <sg_chk_n_print3@plt+0x1afc>
   126f4:	adds	ip, ip, r4
   126f8:	sub	r1, r2, #1
   126fc:	bcs	1275c <sg_chk_n_print3@plt+0x1b48>
   12700:	cmp	fp, ip
   12704:	subhi	r2, r2, #2
   12708:	addhi	ip, ip, r4
   1270c:	bls	1275c <sg_chk_n_print3@plt+0x1b48>
   12710:	ldr	r0, [sp, #4]
   12714:	orr	r1, r2, r8, lsl #16
   12718:	rsb	fp, fp, ip
   1271c:	umull	r2, r3, r1, r0
   12720:	cmp	fp, r3
   12724:	bcc	12748 <sg_chk_n_print3@plt+0x1b34>
   12728:	movne	r4, #0
   1272c:	moveq	r4, #1
   12730:	cmp	r2, r7, lsl r5
   12734:	movls	r4, #0
   12738:	andhi	r4, r4, #1
   1273c:	cmp	r4, #0
   12740:	moveq	r3, r1
   12744:	beq	1240c <sg_chk_n_print3@plt+0x17f8>
   12748:	sub	r3, r1, #1
   1274c:	mov	r4, #0
   12750:	b	1240c <sg_chk_n_print3@plt+0x17f8>
   12754:	mov	fp, r3
   12758:	b	124e8 <sg_chk_n_print3@plt+0x18d4>
   1275c:	mov	r2, r1
   12760:	b	12710 <sg_chk_n_print3@plt+0x1afc>
   12764:	mov	r8, r2
   12768:	b	126b0 <sg_chk_n_print3@plt+0x1a9c>
   1276c:	mov	r3, r2
   12770:	b	125cc <sg_chk_n_print3@plt+0x19b8>
   12774:	cmp	r3, #0
   12778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1277c:	mov	r6, r0
   12780:	sub	sp, sp, #12
   12784:	mov	r5, r1
   12788:	mov	r7, r0
   1278c:	mov	r4, r2
   12790:	mov	r8, r1
   12794:	bne	12874 <sg_chk_n_print3@plt+0x1c60>
   12798:	cmp	r2, r1
   1279c:	bls	128b0 <sg_chk_n_print3@plt+0x1c9c>
   127a0:	clz	r3, r2
   127a4:	cmp	r3, #0
   127a8:	rsbne	r8, r3, #32
   127ac:	lslne	r4, r2, r3
   127b0:	lsrne	r8, r0, r8
   127b4:	lslne	r7, r0, r3
   127b8:	orrne	r8, r8, r1, lsl r3
   127bc:	lsr	r5, r4, #16
   127c0:	uxth	sl, r4
   127c4:	mov	r1, r5
   127c8:	mov	r0, r8
   127cc:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   127d0:	mov	r1, r5
   127d4:	mov	r9, r0
   127d8:	mov	r0, r8
   127dc:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   127e0:	mul	r0, sl, r9
   127e4:	lsr	r3, r7, #16
   127e8:	orr	r1, r3, r1, lsl #16
   127ec:	cmp	r0, r1
   127f0:	bls	12814 <sg_chk_n_print3@plt+0x1c00>
   127f4:	adds	r1, r1, r4
   127f8:	sub	r2, r9, #1
   127fc:	bcs	12810 <sg_chk_n_print3@plt+0x1bfc>
   12800:	cmp	r0, r1
   12804:	subhi	r9, r9, #2
   12808:	addhi	r1, r1, r4
   1280c:	bhi	12814 <sg_chk_n_print3@plt+0x1c00>
   12810:	mov	r9, r2
   12814:	rsb	r8, r0, r1
   12818:	mov	r1, r5
   1281c:	uxth	r7, r7
   12820:	mov	r0, r8
   12824:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12828:	mov	r1, r5
   1282c:	mov	r6, r0
   12830:	mov	r0, r8
   12834:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12838:	mul	sl, sl, r6
   1283c:	orr	r1, r7, r1, lsl #16
   12840:	cmp	sl, r1
   12844:	bls	12860 <sg_chk_n_print3@plt+0x1c4c>
   12848:	adds	r4, r1, r4
   1284c:	sub	r3, r6, #1
   12850:	bcs	12b5c <sg_chk_n_print3@plt+0x1f48>
   12854:	cmp	sl, r4
   12858:	subhi	r6, r6, #2
   1285c:	bls	12b5c <sg_chk_n_print3@plt+0x1f48>
   12860:	orr	r0, r6, r9, lsl #16
   12864:	mov	r6, #0
   12868:	mov	r1, r6
   1286c:	add	sp, sp, #12
   12870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12874:	cmp	r3, r1
   12878:	movhi	r6, #0
   1287c:	movhi	r0, r6
   12880:	bhi	12868 <sg_chk_n_print3@plt+0x1c54>
   12884:	clz	r7, r3
   12888:	cmp	r7, #0
   1288c:	bne	1298c <sg_chk_n_print3@plt+0x1d78>
   12890:	cmp	r3, r1
   12894:	cmpcs	r2, r6
   12898:	movhi	r6, #0
   1289c:	movls	r6, #1
   128a0:	movls	r0, #1
   128a4:	movls	r6, r7
   128a8:	movhi	r0, r6
   128ac:	b	12868 <sg_chk_n_print3@plt+0x1c54>
   128b0:	cmp	r2, #0
   128b4:	bne	128c8 <sg_chk_n_print3@plt+0x1cb4>
   128b8:	mov	r1, r2
   128bc:	mov	r0, #1
   128c0:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   128c4:	mov	r4, r0
   128c8:	clz	r3, r4
   128cc:	cmp	r3, #0
   128d0:	bne	12a88 <sg_chk_n_print3@plt+0x1e74>
   128d4:	rsb	r5, r4, r5
   128d8:	lsr	r8, r4, #16
   128dc:	uxth	sl, r4
   128e0:	mov	r6, #1
   128e4:	mov	r1, r8
   128e8:	mov	r0, r5
   128ec:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   128f0:	mov	r1, r8
   128f4:	mov	r9, r0
   128f8:	mov	r0, r5
   128fc:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12900:	mul	r0, sl, r9
   12904:	lsr	r3, r7, #16
   12908:	orr	r1, r3, r1, lsl #16
   1290c:	cmp	r0, r1
   12910:	bls	12930 <sg_chk_n_print3@plt+0x1d1c>
   12914:	adds	r1, r1, r4
   12918:	sub	r2, r9, #1
   1291c:	bcs	12b64 <sg_chk_n_print3@plt+0x1f50>
   12920:	cmp	r0, r1
   12924:	subhi	r9, r9, #2
   12928:	addhi	r1, r1, r4
   1292c:	bls	12b64 <sg_chk_n_print3@plt+0x1f50>
   12930:	rsb	fp, r0, r1
   12934:	mov	r1, r8
   12938:	uxth	r7, r7
   1293c:	mov	r0, fp
   12940:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12944:	mov	r1, r8
   12948:	mov	r5, r0
   1294c:	mov	r0, fp
   12950:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12954:	mul	sl, sl, r5
   12958:	orr	r1, r7, r1, lsl #16
   1295c:	cmp	sl, r1
   12960:	bls	1297c <sg_chk_n_print3@plt+0x1d68>
   12964:	adds	r4, r1, r4
   12968:	sub	r3, r5, #1
   1296c:	bcs	12b6c <sg_chk_n_print3@plt+0x1f58>
   12970:	cmp	sl, r4
   12974:	subhi	r5, r5, #2
   12978:	bls	12b6c <sg_chk_n_print3@plt+0x1f58>
   1297c:	orr	r0, r5, r9, lsl #16
   12980:	mov	r1, r6
   12984:	add	sp, sp, #12
   12988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1298c:	rsb	r1, r7, #32
   12990:	lsl	r0, r2, r7
   12994:	lsr	r2, r2, r1
   12998:	lsr	fp, r5, r1
   1299c:	orr	r8, r2, r3, lsl r7
   129a0:	lsr	r1, r6, r1
   129a4:	str	r0, [sp, #4]
   129a8:	orr	r5, r1, r5, lsl r7
   129ac:	lsr	r9, r8, #16
   129b0:	mov	r0, fp
   129b4:	uxth	sl, r8
   129b8:	mov	r1, r9
   129bc:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   129c0:	mov	r1, r9
   129c4:	mov	r4, r0
   129c8:	mov	r0, fp
   129cc:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   129d0:	mul	r0, sl, r4
   129d4:	lsr	ip, r5, #16
   129d8:	orr	r1, ip, r1, lsl #16
   129dc:	cmp	r0, r1
   129e0:	bls	129f4 <sg_chk_n_print3@plt+0x1de0>
   129e4:	adds	r1, r1, r8
   129e8:	sub	r2, r4, #1
   129ec:	bcc	12b88 <sg_chk_n_print3@plt+0x1f74>
   129f0:	mov	r4, r2
   129f4:	rsb	ip, r0, r1
   129f8:	mov	r1, r9
   129fc:	str	ip, [sp]
   12a00:	uxth	r5, r5
   12a04:	mov	r0, ip
   12a08:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12a0c:	ldr	ip, [sp]
   12a10:	mov	r1, r9
   12a14:	mov	fp, r0
   12a18:	mov	r0, ip
   12a1c:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12a20:	mul	sl, sl, fp
   12a24:	orr	r1, r5, r1, lsl #16
   12a28:	cmp	sl, r1
   12a2c:	bls	12a40 <sg_chk_n_print3@plt+0x1e2c>
   12a30:	adds	r1, r1, r8
   12a34:	sub	r2, fp, #1
   12a38:	bcc	12b74 <sg_chk_n_print3@plt+0x1f60>
   12a3c:	mov	fp, r2
   12a40:	ldr	r3, [sp, #4]
   12a44:	orr	r0, fp, r4, lsl #16
   12a48:	rsb	sl, sl, r1
   12a4c:	umull	r4, r5, r0, r3
   12a50:	cmp	sl, r5
   12a54:	bcc	12a74 <sg_chk_n_print3@plt+0x1e60>
   12a58:	movne	r3, #0
   12a5c:	moveq	r3, #1
   12a60:	cmp	r4, r6, lsl r7
   12a64:	movls	r6, #0
   12a68:	andhi	r6, r3, #1
   12a6c:	cmp	r6, #0
   12a70:	beq	12868 <sg_chk_n_print3@plt+0x1c54>
   12a74:	mov	r6, #0
   12a78:	sub	r0, r0, #1
   12a7c:	mov	r1, r6
   12a80:	add	sp, sp, #12
   12a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a88:	lsl	r4, r4, r3
   12a8c:	rsb	r9, r3, #32
   12a90:	lsr	r2, r5, r9
   12a94:	lsr	r9, r6, r9
   12a98:	lsr	r8, r4, #16
   12a9c:	orr	r9, r9, r5, lsl r3
   12aa0:	mov	r0, r2
   12aa4:	lsl	r7, r6, r3
   12aa8:	mov	r1, r8
   12aac:	str	r2, [sp]
   12ab0:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12ab4:	ldr	r2, [sp]
   12ab8:	mov	r1, r8
   12abc:	uxth	sl, r4
   12ac0:	mov	fp, r0
   12ac4:	mov	r0, r2
   12ac8:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12acc:	mul	r0, sl, fp
   12ad0:	lsr	r3, r9, #16
   12ad4:	orr	r1, r3, r1, lsl #16
   12ad8:	cmp	r0, r1
   12adc:	bls	12afc <sg_chk_n_print3@plt+0x1ee8>
   12ae0:	adds	r1, r1, r4
   12ae4:	sub	r3, fp, #1
   12ae8:	bcs	12b9c <sg_chk_n_print3@plt+0x1f88>
   12aec:	cmp	r0, r1
   12af0:	subhi	fp, fp, #2
   12af4:	addhi	r1, r1, r4
   12af8:	bls	12b9c <sg_chk_n_print3@plt+0x1f88>
   12afc:	rsb	r5, r0, r1
   12b00:	mov	r1, r8
   12b04:	uxth	r9, r9
   12b08:	mov	r0, r5
   12b0c:	bl	1200c <sg_chk_n_print3@plt+0x13f8>
   12b10:	mov	r1, r8
   12b14:	mov	r6, r0
   12b18:	mov	r0, r5
   12b1c:	bl	121f8 <sg_chk_n_print3@plt+0x15e4>
   12b20:	mul	r5, sl, r6
   12b24:	orr	r1, r9, r1, lsl #16
   12b28:	cmp	r5, r1
   12b2c:	bls	12b50 <sg_chk_n_print3@plt+0x1f3c>
   12b30:	adds	r1, r1, r4
   12b34:	sub	r3, r6, #1
   12b38:	bcs	12b4c <sg_chk_n_print3@plt+0x1f38>
   12b3c:	cmp	r5, r1
   12b40:	subhi	r6, r6, #2
   12b44:	addhi	r1, r1, r4
   12b48:	bhi	12b50 <sg_chk_n_print3@plt+0x1f3c>
   12b4c:	mov	r6, r3
   12b50:	rsb	r5, r5, r1
   12b54:	orr	r6, r6, fp, lsl #16
   12b58:	b	128e4 <sg_chk_n_print3@plt+0x1cd0>
   12b5c:	mov	r6, r3
   12b60:	b	12860 <sg_chk_n_print3@plt+0x1c4c>
   12b64:	mov	r9, r2
   12b68:	b	12930 <sg_chk_n_print3@plt+0x1d1c>
   12b6c:	mov	r5, r3
   12b70:	b	1297c <sg_chk_n_print3@plt+0x1d68>
   12b74:	cmp	sl, r1
   12b78:	subhi	fp, fp, #2
   12b7c:	addhi	r1, r1, r8
   12b80:	bhi	12a40 <sg_chk_n_print3@plt+0x1e2c>
   12b84:	b	12a3c <sg_chk_n_print3@plt+0x1e28>
   12b88:	cmp	r0, r1
   12b8c:	subhi	r4, r4, #2
   12b90:	addhi	r1, r1, r8
   12b94:	bhi	129f4 <sg_chk_n_print3@plt+0x1de0>
   12b98:	b	129f0 <sg_chk_n_print3@plt+0x1ddc>
   12b9c:	mov	fp, r3
   12ba0:	b	12afc <sg_chk_n_print3@plt+0x1ee8>
   12ba4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12ba8:	mov	r7, r0
   12bac:	ldr	r6, [pc, #76]	; 12c00 <sg_chk_n_print3@plt+0x1fec>
   12bb0:	mov	r8, r1
   12bb4:	ldr	r5, [pc, #72]	; 12c04 <sg_chk_n_print3@plt+0x1ff0>
   12bb8:	mov	r9, r2
   12bbc:	add	r6, pc, r6
   12bc0:	bl	10a8c <_init@@Base>
   12bc4:	add	r5, pc, r5
   12bc8:	rsb	r6, r5, r6
   12bcc:	asrs	r6, r6, #2
   12bd0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12bd4:	sub	r5, r5, #4
   12bd8:	mov	r4, #0
   12bdc:	add	r4, r4, #1
   12be0:	ldr	r3, [r5, #4]!
   12be4:	mov	r0, r7
   12be8:	mov	r1, r8
   12bec:	mov	r2, r9
   12bf0:	blx	r3
   12bf4:	cmp	r4, r6
   12bf8:	bne	12bdc <sg_chk_n_print3@plt+0x1fc8>
   12bfc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12c00:	andeq	r1, r1, r4, lsr r3
   12c04:	andeq	r1, r1, r8, lsr #6
   12c08:	bx	lr

Disassembly of section .fini:

00012c0c <_fini@@Base>:
   12c0c:	push	{r3, lr}
   12c10:	pop	{r3, pc}
