

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Fri Nov 29 20:35:05 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  105305|  105305|  105305|  105305|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  105304|  105304|     13163|          -|          -|     8|    no    |
        | + Loop 1.1          |   13160|   13160|       940|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     938|     938|        67|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      64|      64|         4|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    272|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     245|    402|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_29_1_1_U36  |network_mul_mul_16s_13s_29_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_1_b_s  |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_307_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul2_fu_181_p2    |     +    |      0|  0|  13|          11|           8|
    |next_mul_fu_313_p2     |     +    |      0|  0|  12|          12|           8|
    |out_d_2_fu_193_p2      |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_218_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_264_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_319_p2         |     +    |      0|  0|  12|          12|          12|
    |tmp_21_fu_287_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_23_fu_346_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_24_fu_328_p2       |     +    |      0|  0|  17|          13|          13|
    |tmp_27_cast_fu_351_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_278_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_s_fu_387_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_20_fu_248_p2       |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_258_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_212_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_187_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_301_p2     |   icmp   |      0|  0|  11|           5|           6|
    |p_tmp_s_fu_364_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 272|         160|         140|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_155           |   9|          2|    5|         10|
    |out_d_reg_98           |   9|          2|    4|          8|
    |out_h_reg_120          |   9|          2|    4|          8|
    |out_w_reg_131          |   9|          2|    4|          8|
    |output_load_1_reg_142  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_109       |   9|          2|   11|         22|
    |phi_mul_reg_166        |   9|          2|   12|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   73|        171|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_b_5_reg_427  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_476                 |   5|   0|    5|          0|
    |in_d_reg_155                   |   5|   0|    5|          0|
    |input_load_reg_496             |  16|   0|   16|          0|
    |next_mul2_reg_409              |  11|   0|   11|          0|
    |next_mul_reg_481               |  12|   0|   12|          0|
    |out_d_2_reg_417                |   4|   0|    4|          0|
    |out_d_reg_98                   |   4|   0|    4|          0|
    |out_h_2_reg_440                |   4|   0|    4|          0|
    |out_h_reg_120                  |   4|   0|    4|          0|
    |out_w_2_reg_458                |   4|   0|    4|          0|
    |out_w_reg_131                  |   4|   0|    4|          0|
    |output_addr_reg_468            |  14|   0|   14|          0|
    |output_load_1_reg_142          |  16|   0|   16|          0|
    |p_tmp_s_reg_491                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_404          |  11|   0|   12|          1|
    |phi_mul1_reg_109               |  11|   0|   11|          0|
    |phi_mul_reg_166                |  12|   0|   12|          0|
    |tmp_10_reg_501                 |  15|   0|   15|          0|
    |tmp_20_reg_445                 |   8|   0|    9|          1|
    |tmp_22_cast_reg_450            |  12|   0|   13|          1|
    |tmp_23_cast3_reg_463           |   4|   0|   12|          8|
    |tmp_7_reg_432                  |  15|   0|   15|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  243|         11|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

