// Seed: 1082264186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wor id_6;
  input wire id_5;
  output tri1 id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  assign id_4 = -1;
  assign id_6 = (1);
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    input supply1 id_0,
    input supply0 _id_1,
    input wor id_2
);
  logic [-1 : ~  id_1  ==  id_1] id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always disable id_5;
endmodule
