// Seed: 4245971027
program module_0 (
    output wand id_0,
    input  wire id_1,
    input  wand id_2
);
  wire id_4;
  assign module_2.id_11 = 0;
  assign module_1.id_5  = 0;
endprogram
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    inout  uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wand  id_5,
    input  wor   id_6,
    input  tri1  id_7,
    input  uwire id_8,
    input  tri0  id_9
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3
    , id_14,
    output logic id_4,
    input wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    output tri0 id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12
);
  parameter id_15 = -1;
  always begin : LABEL_0
    begin : LABEL_1
      id_14 <= -1;
      id_14 = 1;
    end
    id_14 <= 1 ^ "";
  end
  wire id_16, id_17;
  assign id_12 = 1;
  initial begin : LABEL_2
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_12,
      id_11,
      id_3
  );
  wire id_18;
endmodule
