INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.srcs/sources_1/new/100khzclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk100khz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.srcs/sources_1/new/CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.srcs/sources_1/new/waveParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module waveParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk100khz_0_0/sim/HydroDSP_clk100khz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_clk100khz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_0/sim/HydroDSP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_1/sim/HydroDSP_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_2/sim/HydroDSP_blk_mem_gen_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_3/sim/HydroDSP_blk_mem_gen_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_4/sim/HydroDSP_blk_mem_gen_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_1_0/sim/HydroDSP_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_2_0/sim/HydroDSP_blk_mem_gen_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_3_0/sim/HydroDSP_blk_mem_gen_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_blk_mem_gen_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_xlconstant_0_0/sim/HydroDSP_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_xlslice_0_0/sim/HydroDSP_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_CC_0_0/sim/HydroDSP_CC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_CC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/ip/HydroDSP_waveParser_0_0/sim/HydroDSP_waveParser_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_waveParser_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.ip_user_files/bd/HydroDSP/sim/HydroDSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.gen/sources_1/bd/HydroDSP/hdl/HydroDSP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HydroDSP_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JamesWilliamson/Xcorr/xCorr.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
