/*
 * STM32F103x6.h
 *
 *  Created on: Oct 20, 2023
 *      Author: Nada
 */

#ifndef INC_STM32F103X6_H_
#define INC_STM32F103X6_H_

//-----------------------------
//Includes
#include <stdlib.h>
#include <stdint.h>
//-----------------------------

//-----------------------------
//Base addresses for Memories
#define Flash_Memory_BASE                        	0x08000000UL
#define System_Memory_BASE                       	0x1FFFF000UL
#define SRAM_Memory_BASE                         	0x20000000UL
#define Peripheral_Memory_BASE                   	0x40000000UL
#define Cortex_M3_Internal_Peripheral_BASE          0xE0000000UL
//-----------------------------

//-----------------------------
//Base addresses for AHB Peripherals

//RCC
#define RCC_BASE		                        	0x40021000UL
//-----------------------------


//-----------------------------
//Base addresses for APB2 Peripherals

//GPIO
//LQFP48 >> A,B fully included
#define GPIOA_BASE		                        	0x40010800UL
#define GPIOB_BASE		                        	0x40010C00UL
//LQFP48 >> C,D partially included
#define GPIOC_BASE		                        	0x40011000UL
#define GPIOD_BASE		                        	0x40011400UL
//LQFP48 >> E not included
#define GPIOE_BASE		                        	0x40011800UL

//EXTI
#define EXTI_BASE		                        	0x40010400UL

//AFIO
#define AFIO_BASE									0x40010000UL
//-----------------------------

//-----------------------------
//Base addresses for APB1 Peripherals
//-----------------------------



//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral registers:

//GPIO
typedef struct
{
	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;

}GPIO_Typedef;

//RCC
typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
	volatile uint32_t AHBSTR;
	volatile uint32_t CFGR2;

}RCC_Typedef;

//EXTI
typedef struct
{
	volatile uint32_t IMR;
	volatile uint32_t EMR;
	volatile uint32_t RSTR;
	volatile uint32_t FTSR;
	volatile uint32_t SWIER;
	volatile uint32_t PR;

}EXTI_Typedef;

//AFIO
typedef struct
{
	volatile uint32_t EVCR;
	volatile uint32_t MAPR;
	volatile uint32_t EXTICR1;
	volatile uint32_t EXTICR2;
	volatile uint32_t EXTICR3;
	volatile uint32_t EXTICR4;
	uint32_t RESERVED0; //0x18
	volatile uint32_t MAPR2; //0x1C

}EXTI_Typedef;
//-*-*-*-*-*-*-*-*-*-*-*

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants:

#define GPIOA									((GPIO_Typedef*) GPIOA_BASE)
#define GPIOB									((GPIO_Typedef*) GPIOB_BASE)
#define GPIOC									((GPIO_Typedef*) GPIOC_BASE)
#define GPIOD									((GPIO_Typedef*) GPIOD_BASE)
#define GPIOE									((GPIO_Typedef*) GPIOE_BASE)

#define RCC										((RCC_Typedef*) RCC_BASE)

#define EXTI									((EXTI_Typedef*) EXTI_BASE)

#define AFIO									((AFIO_Typedef*) AFIO_BASE)
//-*-*-*-*-*-*-*-*-*-*-*

//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:
//-*-*-*-*-*-*-*-*-*-*-*

//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*



#endif /* INC_STM32F103X6_H_ */
